CA1255010A - Virtual memory system - Google Patents

Virtual memory system

Info

Publication number
CA1255010A
CA1255010A CA000505170A CA505170A CA1255010A CA 1255010 A CA1255010 A CA 1255010A CA 000505170 A CA000505170 A CA 000505170A CA 505170 A CA505170 A CA 505170A CA 1255010 A CA1255010 A CA 1255010A
Authority
CA
Canada
Prior art keywords
page
segment
virtual
block
mapping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000505170A
Other languages
English (en)
French (fr)
Inventor
Edward W. Sznyter, Iii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tektronix Inc
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Application granted granted Critical
Publication of CA1255010A publication Critical patent/CA1255010A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0882—Page mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/656—Address space sharing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA000505170A 1985-04-09 1986-03-26 Virtual memory system Expired CA1255010A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US721,530 1985-04-09
US06/721,530 US4758951A (en) 1985-04-09 1985-04-09 Method for translating virtual addresses into real addresses

Publications (1)

Publication Number Publication Date
CA1255010A true CA1255010A (en) 1989-05-30

Family

ID=24898342

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000505170A Expired CA1255010A (en) 1985-04-09 1986-03-26 Virtual memory system

Country Status (4)

Country Link
US (1) US4758951A (enExample)
EP (1) EP0200911A3 (enExample)
JP (1) JPS61271550A (enExample)
CA (1) CA1255010A (enExample)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61190638A (ja) * 1985-02-20 1986-08-25 Hitachi Ltd 仮想計算機のフアイル制御方式
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US4812981A (en) * 1985-10-24 1989-03-14 Prime Computer, Inc. Memory management system improving the efficiency of fork operations
JPS63231550A (ja) * 1987-03-19 1988-09-27 Hitachi Ltd 多重仮想空間制御方式
EP0323013B1 (en) * 1987-11-30 1995-08-30 International Business Machines Corporation Method of operating a multiprocessor system employing a shared virtual memory
US4943913A (en) * 1988-02-10 1990-07-24 International Business Machines Corporation Operating system accessing control blocks by using home address space segment table to control instruction and operand fetch and store operations
US5008811A (en) * 1988-02-10 1991-04-16 International Business Machines Corp. Control mechanism for zero-origin data spaces
JPH02202652A (ja) * 1989-02-01 1990-08-10 Hitachi Ltd 多重仮想記憶管理方式
JP2513024B2 (ja) * 1989-03-16 1996-07-03 日本電気株式会社 拡張記憶アドレス制御方式
US5125086A (en) * 1989-06-29 1992-06-23 Digital Equipment Corporation Virtual memory paging apparatus with variable size in-page clusters
JP2858795B2 (ja) * 1989-07-14 1999-02-17 株式会社日立製作所 実記憶割り当て方法
EP0473767A1 (en) * 1990-03-23 1992-03-11 Eastman Kodak Company Virtual memory management and allocation arrangement for digital data processing system
US5159678A (en) * 1990-06-11 1992-10-27 Supercomputer Systems Limited Partnership Method for efficient non-virtual main memory management
US5193184A (en) * 1990-06-18 1993-03-09 Storage Technology Corporation Deleted data file space release system for a dynamically mapped virtual data storage subsystem
CA2045789A1 (en) * 1990-06-29 1991-12-30 Richard Lee Sites Granularity hint for translation buffer in high performance processor
US5349652A (en) * 1990-08-31 1994-09-20 Advanced Micro Devices, Inc. Single chip integrated address manager with address translating unit
CA2067650C (en) * 1991-07-24 1996-10-22 Eric Jonathan Bauer Method and apparatus for operating a computer-based file system
US5423013A (en) * 1991-09-04 1995-06-06 International Business Machines Corporation System for addressing a very large memory with real or virtual addresses using address mode registers
US5313647A (en) * 1991-09-20 1994-05-17 Kendall Square Research Corporation Digital data processor with improved checkpointing and forking
US5822784A (en) * 1993-03-19 1998-10-13 Intel Corporation Mechanism supporting execute in place read only memory applications located on removable computer cards
US5463750A (en) * 1993-11-02 1995-10-31 Intergraph Corporation Method and apparatus for translating virtual addresses in a data processing system having multiple instruction pipelines and separate TLB's
US5619656A (en) * 1994-05-05 1997-04-08 Openservice, Inc. System for uninterruptively displaying only relevant and non-redundant alert message of the highest severity for specific condition associated with group of computers being managed
US5835743A (en) * 1994-06-30 1998-11-10 Sun Microsystems, Inc. Application binary interface and method of interfacing binary application program to digital computer
JP3564732B2 (ja) * 1994-06-30 2004-09-15 ソニー株式会社 ディスク制御方法および装置
US5555510A (en) * 1994-08-02 1996-09-10 Intel Corporation Automatic computer card insertion and removal algorithm
US5940869A (en) * 1995-06-07 1999-08-17 International Business Machines Corporation System and method for providing shared memory using shared virtual segment identification in a computer system
US5895499A (en) * 1995-07-03 1999-04-20 Sun Microsystems, Inc. Cross-domain data transfer using deferred page remapping
US5924125A (en) * 1995-08-01 1999-07-13 Arya; Siamak Method and apparatus for parallel access to consecutive TLB entries
US5835961A (en) * 1996-05-03 1998-11-10 Digital Equipment Corporation System for non-current page table structure access
US6804766B1 (en) 1997-11-12 2004-10-12 Hewlett-Packard Development Company, L.P. Method for managing pages of a designated memory object according to selected memory management policies
US6085296A (en) * 1997-11-12 2000-07-04 Digital Equipment Corporation Sharing memory pages and page tables among computer processes
US7089382B2 (en) * 2000-10-13 2006-08-08 Xpriori, Llc Method of operating a hierarchical data document system having a duplicate tree structure
US7058775B2 (en) * 2001-01-31 2006-06-06 Rto Sortware, Inc Systems and methods for avoiding base address collisions using alternate components
US6950916B2 (en) * 2001-01-31 2005-09-27 Rto Software, Inc. Dynamically setting the optimal base addresses of process components
US7461228B2 (en) * 2003-11-21 2008-12-02 Rto Software, Inc. Systems and methods for avoiding base address collisions
US7831642B1 (en) * 2004-09-30 2010-11-09 Symantec Operating Corporation Page cache management for a shared file
US7877552B2 (en) * 2005-05-24 2011-01-25 Marathon Technologies Corporation Symmetric multiprocessor fault tolerant computer system
US20080163185A1 (en) * 2006-12-29 2008-07-03 Rto Software, Inc. Delay-load optimizer
WO2008132761A2 (en) * 2007-04-26 2008-11-06 Hewlett-Packard Development Company L.P. Method and system for managing heap across process replication
US8812907B1 (en) 2010-07-19 2014-08-19 Marathon Technologies Corporation Fault tolerant computing systems using checkpoints
US9201678B2 (en) 2010-11-29 2015-12-01 International Business Machines Corporation Placing a virtual machine on a target hypervisor
US9053053B2 (en) * 2010-11-29 2015-06-09 International Business Machines Corporation Efficiently determining identical pieces of memory used by virtual machines
US8793429B1 (en) * 2011-06-03 2014-07-29 Western Digital Technologies, Inc. Solid-state drive with reduced power up time
US9251002B2 (en) 2013-01-15 2016-02-02 Stratus Technologies Bermuda Ltd. System and method for writing checkpointing data
US9760442B2 (en) 2013-12-30 2017-09-12 Stratus Technologies Bermuda Ltd. Method of delaying checkpoints by inspecting network packets
WO2015102873A2 (en) 2013-12-30 2015-07-09 Stratus Technologies Bermuda Ltd. Dynamic checkpointing systems and methods
WO2015102875A1 (en) 2013-12-30 2015-07-09 Stratus Technologies Bermuda Ltd. Checkpointing systems and methods of using data forwarding
KR102761223B1 (ko) * 2018-12-17 2025-02-03 에스케이하이닉스 주식회사 메모리 시스템 및 그것의 동작방법
US10877666B1 (en) * 2019-06-10 2020-12-29 Acronis International Gmbh Methods and systems for de-duplicating blocks of data
CN113220469B (zh) * 2021-03-23 2024-04-16 黑芝麻智能科技(上海)有限公司 进程间通信方法、装置和计算机设备和计算机可读介质
US12007888B2 (en) * 2022-08-19 2024-06-11 Micron Technology, Inc. Techniques to group media blocks

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2230258A5 (enExample) * 1973-05-16 1974-12-13 Honeywell Bull Soc Ind
FR2253418A5 (enExample) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
DE2641722C3 (de) * 1976-09-16 1981-10-08 Siemens AG, 1000 Berlin und 8000 München Hierarchisch geordnetes Speichersystem für eine datenverarbeitende Anlage mit virtueller Adressierung
JPS5534337A (en) * 1978-08-31 1980-03-10 Fujitsu Ltd Multi assumption space control system
US4320456A (en) * 1980-01-18 1982-03-16 International Business Machines Corporation Control apparatus for virtual address translation unit
JPS583178A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd 記憶状態分割制御方式

Also Published As

Publication number Publication date
US4758951A (en) 1988-07-19
JPS61271550A (ja) 1986-12-01
JPH0519177B2 (enExample) 1993-03-16
EP0200911A2 (en) 1986-11-12
EP0200911A3 (en) 1990-03-07

Similar Documents

Publication Publication Date Title
CA1255010A (en) Virtual memory system
US4985828A (en) Method and apparatus for generating a real address multiple virtual address spaces of a storage
JPH10228419A5 (enExample)
EP0844559A2 (en) Shared memory computer networks
CA2098674A1 (en) Vector Processing Device
EP0969381A3 (en) Method of efficient non-virtual main memory management
JPH1185141A (ja) 読み取り／書き込み重畳検出器を有するグラフィックシステム
TR28274A (tr) Bir pix-in-pix sisteminde icice resim merkezleme.
CA1294381C (en) Display system with symbol font memory
US20020070947A1 (en) Texture tiling with adjacency information
EP0747828A3 (en) System and method for providing efficient shared memory in a virtual memory system
JPH0276045A (ja) メモリシステム
CA2391680A1 (en) System and method for synchronizing copies of data in a computer system
JP2726271B2 (ja) パッチ化システム
JPS57162165A (en) Re-editing system for storage area
EP0229986B1 (en) Cursor circuit for a dual port memory
JPS558628A (en) Data processing system
Waltz Shedding Light on shadows
Owen et al. Active thermal control for an advanced power platform
Tolle Graphics facility useful for performance monitoring on an NCUBE
JPS58161034A (ja) 図形印刷装置
JPH03156654A (ja) 空間内タスク単位の仮想記憶機密保護方式
JPH0344750A (ja) メッセージ・ファイルプロテクト方式
Henskens et al. Distributed persistent stores
JP3333527B2 (ja) コンピュータ装置

Legal Events

Date Code Title Description
MKEX Expiry