CA1243131A - Self-registration method of manufacturing a semiconductor device - Google Patents

Self-registration method of manufacturing a semiconductor device

Info

Publication number
CA1243131A
CA1243131A CA000490539A CA490539A CA1243131A CA 1243131 A CA1243131 A CA 1243131A CA 000490539 A CA000490539 A CA 000490539A CA 490539 A CA490539 A CA 490539A CA 1243131 A CA1243131 A CA 1243131A
Authority
CA
Canada
Prior art keywords
opening
layer
semiconductor
edge
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000490539A
Other languages
English (en)
French (fr)
Inventor
Johannes A. Appels
Henricus G.R. Maas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Application granted granted Critical
Publication of CA1243131A publication Critical patent/CA1243131A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D10/00—Bipolar junction transistors [BJT]
    • H10D10/01—Manufacture or treatment
    • H10D10/051—Manufacture or treatment of vertical BJTs
    • H10P32/1414—
    • H10P32/171—
    • H10P76/4085—
    • H10W20/4451—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/011—Bipolar transistors
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/103—Mask, dual function, e.g. diffusion and oxidation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/911—Differential oxidation and etching

Landscapes

  • Bipolar Transistors (AREA)
CA000490539A 1984-09-18 1985-09-12 Self-registration method of manufacturing a semiconductor device Expired CA1243131A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8402856 1984-09-18
NL8402856A NL8402856A (nl) 1984-09-18 1984-09-18 Werkwijze voor het vervaardigen van een halfgeleiderinrichting.

Publications (1)

Publication Number Publication Date
CA1243131A true CA1243131A (en) 1988-10-11

Family

ID=19844483

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000490539A Expired CA1243131A (en) 1984-09-18 1985-09-12 Self-registration method of manufacturing a semiconductor device

Country Status (6)

Country Link
US (1) US4689872A (enExample)
EP (1) EP0180256B1 (enExample)
JP (1) JPS6174370A (enExample)
CA (1) CA1243131A (enExample)
DE (1) DE3574525D1 (enExample)
NL (1) NL8402856A (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4722908A (en) * 1986-08-28 1988-02-02 Fairchild Semiconductor Corporation Fabrication of a bipolar transistor with a polysilicon ribbon
GB8621535D0 (en) * 1986-09-08 1986-10-15 British Telecomm Bipolar fabrication process
GB8621536D0 (en) * 1986-09-08 1986-10-15 British Telecomm Bipolar fabrication process
US5067002A (en) * 1987-01-30 1991-11-19 Motorola, Inc. Integrated circuit structures having polycrystalline electrode contacts
US4837176A (en) * 1987-01-30 1989-06-06 Motorola Inc. Integrated circuit structures having polycrystalline electrode contacts and process
GB2204992A (en) * 1987-05-05 1988-11-23 British Telecomm Bipolar transistor
US4772566A (en) * 1987-07-01 1988-09-20 Motorola Inc. Single tub transistor means and method
US5008207A (en) * 1989-09-11 1991-04-16 International Business Machines Corporation Method of fabricating a narrow base transistor
US5132765A (en) * 1989-09-11 1992-07-21 Blouse Jeffrey L Narrow base transistor and method of fabricating same
GB2236901A (en) * 1989-09-20 1991-04-17 Philips Nv A method of manufacturing a semiconductor device
NL9100062A (nl) * 1991-01-14 1992-08-03 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
US5171705A (en) * 1991-11-22 1992-12-15 Supertex, Inc. Self-aligned structure and process for DMOS transistor
US5414283A (en) * 1993-11-19 1995-05-09 Ois Optical Imaging Systems, Inc. TFT with reduced parasitic capacitance
US6465865B1 (en) * 1996-01-05 2002-10-15 Micron Technology, Inc. Isolated structure and method of fabricating such a structure on a substrate
US6110798A (en) * 1996-01-05 2000-08-29 Micron Technology, Inc. Method of fabricating an isolation structure on a semiconductor substrate
US6656845B2 (en) * 2002-02-15 2003-12-02 Taiwan Semiconductor Manufacturing Co., Ltd Method for forming semiconductor substrate with convex shaped active region
US6784076B2 (en) * 2002-04-08 2004-08-31 Micron Technology, Inc. Process for making a silicon-on-insulator ledge by implanting ions from silicon source
JP2004335662A (ja) 2003-05-06 2004-11-25 Canon Inc 部材及び部材の製造方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886569A (en) * 1970-01-22 1975-05-27 Ibm Simultaneous double diffusion into a semiconductor substrate
US4127931A (en) * 1974-10-04 1978-12-05 Nippon Electric Co., Ltd. Semiconductor device
US4074304A (en) * 1974-10-04 1978-02-14 Nippon Electric Company, Ltd. Semiconductor device having a miniature junction area and process for fabricating same
JPS5293278A (en) * 1976-01-30 1977-08-05 Matsushita Electronics Corp Manufacture for mos type semiconductor intergrated circuit
US4506437A (en) * 1978-05-26 1985-03-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4305760A (en) * 1978-12-22 1981-12-15 Ncr Corporation Polysilicon-to-substrate contact processing
US4285117A (en) * 1979-09-06 1981-08-25 Teletype Corporation Method of manufacturing a device in a silicon wafer
FR2508704B1 (fr) * 1981-06-26 1985-06-07 Thomson Csf Procede de fabrication de transistors bipolaires integres de tres petites dimensions
JPS5946105B2 (ja) * 1981-10-27 1984-11-10 日本電信電話株式会社 バイポ−ラ型トランジスタ装置及びその製法
NL8105920A (nl) * 1981-12-31 1983-07-18 Philips Nv Halfgeleiderinrichting en werkwijze voor het vervaardigen van een dergelijke halfgeleiderinrichting.
US4507171A (en) * 1982-08-06 1985-03-26 International Business Machines Corporation Method for contacting a narrow width PN junction region
US4545114A (en) * 1982-09-30 1985-10-08 Fujitsu Limited Method of producing semiconductor device
JPS5975661A (ja) * 1982-10-22 1984-04-28 Fujitsu Ltd 半導体装置及びその製造方法

Also Published As

Publication number Publication date
DE3574525D1 (de) 1990-01-04
EP0180256B1 (en) 1989-11-29
JPH0521338B2 (enExample) 1993-03-24
EP0180256A1 (en) 1986-05-07
US4689872A (en) 1987-09-01
JPS6174370A (ja) 1986-04-16
NL8402856A (nl) 1986-04-16

Similar Documents

Publication Publication Date Title
CA1243131A (en) Self-registration method of manufacturing a semiconductor device
US4478655A (en) Method for manufacturing semiconductor device
EP0076942B1 (en) Method of making integrated circuit device comprising dielectric isolation regions
US5502009A (en) Method for fabricating gate oxide layers of different thicknesses
US4378630A (en) Process for fabricating a high performance PNP and NPN structure
EP0039411B1 (en) Process for fabricating an integrated pnp and npn transistor structure
US5473186A (en) Semiconductor device having trench structure for element isolation regions
EP0083816B1 (en) Semiconductor device having an interconnection pattern
JPS6118147A (ja) 半導体デバイスの形成方法
KR100366923B1 (ko) 에스오아이 기판 및 이의 제조방법
US5677210A (en) Method of producing a fully planarized concave transistor
US6362025B1 (en) Method of manufacturing a vertical-channel MOSFET
EP0095328A2 (en) Method for manufacturing semiconductor device by controlling thickness of insulating film at peripheral portion of element formation region
EP0078571B1 (en) Semiconductor device and method of manufacturing the same
US6100144A (en) Semiconductor processing method of providing electrical isolation between adjacent semiconductor diffusion regions of different field effect transistors and integrated circuitry having adjacent electrically isolated field effect transistors
US5574306A (en) Lateral bipolar transistor and FET
KR910000020B1 (ko) 반도체장치의 제조방법
US5340757A (en) Method of manufacturing a vertical field effect transistor
US5606192A (en) Semiconductor integrated circuits having bipolar transistors and LDD-structured MOSFET
US6579765B1 (en) Metal oxide semiconductor field effect transistors
JPS60241261A (ja) 半導体装置およびその製造方法
US5792678A (en) Method for fabricating a semiconductor on insulator device
JPS58200554A (ja) 半導体装置の製造方法
US5786222A (en) Method of manufacturing high performance bipolar transistors in a BiCMOS process
JPH0481339B2 (enExample)

Legal Events

Date Code Title Description
MKEX Expiry