CA1160363A - Method for achieving ideal impurity base profile in a transistor - Google Patents

Method for achieving ideal impurity base profile in a transistor

Info

Publication number
CA1160363A
CA1160363A CA000367000A CA367000A CA1160363A CA 1160363 A CA1160363 A CA 1160363A CA 000367000 A CA000367000 A CA 000367000A CA 367000 A CA367000 A CA 367000A CA 1160363 A CA1160363 A CA 1160363A
Authority
CA
Canada
Prior art keywords
region
emitter
base region
regions
intrinsic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000367000A
Other languages
English (en)
French (fr)
Inventor
Billy L. Crowder
Randall D. Isaac
Tak H. Ning
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1160363A publication Critical patent/CA1160363A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes)
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body (electrodes) consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/177—Base regions of bipolar transistors, e.g. BJTs or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Bipolar Transistors (AREA)
CA000367000A 1979-12-28 1980-12-17 Method for achieving ideal impurity base profile in a transistor Expired CA1160363A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US79/01137 1979-12-28
PCT/US1979/001137 WO1981001911A1 (en) 1979-12-28 1979-12-28 Method for achieving ideal impurity base profile in a transistor

Publications (1)

Publication Number Publication Date
CA1160363A true CA1160363A (en) 1984-01-10

Family

ID=22147840

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000367000A Expired CA1160363A (en) 1979-12-28 1980-12-17 Method for achieving ideal impurity base profile in a transistor

Country Status (6)

Country Link
EP (1) EP0042380B1 (enExample)
JP (1) JPS6410951B2 (enExample)
CA (1) CA1160363A (enExample)
DE (1) DE2967588D1 (enExample)
IT (1) IT1150096B (enExample)
WO (1) WO1981001911A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536950A (en) * 1983-02-10 1985-08-27 Matsushita Electric Industrial Co., Ltd. Method for making semiconductor device
US4912053A (en) * 1988-02-01 1990-03-27 Harris Corporation Ion implanted JFET with self-aligned source and drain
JPH02153534A (ja) * 1988-12-06 1990-06-13 Toshiba Corp 半導体装置の製造方法
US5204276A (en) * 1988-12-06 1993-04-20 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3083441A (en) * 1959-04-13 1963-04-02 Texas Instruments Inc Method for fabricating transistors
US3389023A (en) * 1966-01-14 1968-06-18 Ibm Methods of making a narrow emitter transistor by masking and diffusion
US3432920A (en) * 1966-12-01 1969-03-18 Rca Corp Semiconductor devices and methods of making them
US3489622A (en) * 1967-05-18 1970-01-13 Ibm Method of making high frequency transistors
FR1569872A (enExample) * 1968-04-10 1969-06-06
US3717507A (en) * 1969-06-19 1973-02-20 Shibaura Electric Co Ltd Method of manufacturing semiconductor devices utilizing ion-implantation and arsenic diffusion
US3886569A (en) * 1970-01-22 1975-05-27 Ibm Simultaneous double diffusion into a semiconductor substrate
NL7116688A (enExample) * 1970-12-09 1972-06-13
US3753807A (en) * 1972-02-24 1973-08-21 Bell Canada Northern Electric Manufacture of bipolar semiconductor devices
US3856578A (en) * 1972-03-13 1974-12-24 Bell Telephone Labor Inc Bipolar transistors and method of manufacture
US3940288A (en) * 1973-05-16 1976-02-24 Fujitsu Limited Method of making a semiconductor device
US3880676A (en) * 1973-10-29 1975-04-29 Rca Corp Method of making a semiconductor device
US4066473A (en) * 1976-07-15 1978-01-03 Fairchild Camera And Instrument Corporation Method of fabricating high-gain transistors
US4115797A (en) * 1976-10-04 1978-09-19 Fairchild Camera And Instrument Corporation Integrated injection logic with heavily doped injector base self-aligned with injector emitter and collector
US4157269A (en) * 1978-06-06 1979-06-05 International Business Machines Corporation Utilizing polysilicon diffusion sources and special masking techniques
US4168999A (en) * 1978-12-26 1979-09-25 Fairchild Camera And Instrument Corporation Method for forming oxide isolated integrated injection logic semiconductor structures having minimal encroachment utilizing special masking techniques

Also Published As

Publication number Publication date
IT1150096B (it) 1986-12-10
DE2967588D1 (en) 1986-04-24
WO1981001911A1 (en) 1981-07-09
EP0042380B1 (en) 1986-03-19
IT8026721A0 (it) 1980-12-18
EP0042380A4 (en) 1983-04-18
JPS56501585A (enExample) 1981-10-29
EP0042380A1 (en) 1981-12-30
JPS6410951B2 (enExample) 1989-02-22

Similar Documents

Publication Publication Date Title
US5506427A (en) Heterojunction bipolar transistor with silicon-germanium base
EP0137906B1 (en) Method for fabricating vertical npn and lateral pnp transistors in the same semiconductor body
EP0110211B1 (en) Bipolar transistor integrated circuit and method for manufacturing
US4483726A (en) Double self-aligned fabrication process for making a bipolar transistor structure having a small polysilicon-to-extrinsic base contact area
US4269631A (en) Selective epitaxy method using laser annealing for making filamentary transistors
US4875085A (en) Semiconductor device with shallow n-type region with arsenic or antimony and phosphorus
US4648173A (en) Fabrication of stud-defined integrated circuit structure
EP0033495B1 (en) Process for fabricating a high speed bipolar transistor
GB2081507A (en) High speed bipolar transistor and method of making same
EP0163729B1 (en) Silicon gigabits per second metal-oxide-semiconductor device processing
JPH09283440A (ja) 選択エピタキシャル膜の形成方法
US4764799A (en) Stud-defined integrated circuit structure
EP0076106A2 (en) Method for producing a bipolar transistor
EP0290763B1 (en) High performance sidewall emitter transistor
JPH0712057B2 (ja) トランジスタ及びその製造方法
US5098853A (en) Self-aligned, planar heterojunction bipolar transistor and method of forming the same
US4714685A (en) Method of fabricating self-aligned silicon-on-insulator like devices
EP0139130A1 (en) Method for making a high performance transistor integrated circuit and the resulting integrated circuit
US5716859A (en) Method of fabricating a silicon BJT
CA1160363A (en) Method for achieving ideal impurity base profile in a transistor
US5576230A (en) Method of fabrication of a semiconductor device having a tapered implanted region
JPS6119171A (ja) 縦型ｎｐｎトランジスタ構造体
US5159423A (en) Self-aligned, planar heterojunction bipolar transistor
US4796069A (en) Schottky diode having limited area self-aligned guard ring and method for making same
GB1593694A (en) Method for making a semiconductor device

Legal Events

Date Code Title Description
MKEX Expiry