CA1074020A - Clock supervision in digital systems - Google Patents

Clock supervision in digital systems

Info

Publication number
CA1074020A
CA1074020A CA261,360A CA261360A CA1074020A CA 1074020 A CA1074020 A CA 1074020A CA 261360 A CA261360 A CA 261360A CA 1074020 A CA1074020 A CA 1074020A
Authority
CA
Canada
Prior art keywords
supervision
clock
bit
registers
chain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA261,360A
Other languages
English (en)
French (fr)
Inventor
Jens Pehrson
Bartolo Valastro
Sture Roos
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Application granted granted Critical
Publication of CA1074020A publication Critical patent/CA1074020A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/003—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation in serial memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Alarm Systems (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Detection And Correction Of Errors (AREA)
  • Selective Calling Equipment (AREA)
CA261,360A 1975-09-29 1976-09-16 Clock supervision in digital systems Expired CA1074020A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
AUPC336475 1975-09-29

Publications (1)

Publication Number Publication Date
CA1074020A true CA1074020A (en) 1980-03-18

Family

ID=3766383

Family Applications (1)

Application Number Title Priority Date Filing Date
CA261,360A Expired CA1074020A (en) 1975-09-29 1976-09-16 Clock supervision in digital systems

Country Status (25)

Country Link
US (1) US4081662A (en:Method)
JP (1) JPS5930288B2 (en:Method)
AR (1) AR212340A1 (en:Method)
BE (1) BE846703A (en:Method)
BR (1) BR7606344A (en:Method)
CA (1) CA1074020A (en:Method)
CH (1) CH607460A5 (en:Method)
CS (1) CS251055B2 (en:Method)
DD (1) DD126299A5 (en:Method)
DE (1) DE2641700A1 (en:Method)
DK (1) DK153605C (en:Method)
EG (1) EG13396A (en:Method)
ES (1) ES451922A1 (en:Method)
FI (1) FI64474C (en:Method)
FR (1) FR2326080A1 (en:Method)
GB (1) GB1527167A (en:Method)
HU (1) HU174136B (en:Method)
IN (1) IN146507B (en:Method)
IT (1) IT1072928B (en:Method)
MY (1) MY8100229A (en:Method)
NL (1) NL187136C (en:Method)
NO (1) NO147199C (en:Method)
PL (1) PL108782B1 (en:Method)
SU (1) SU1109073A3 (en:Method)
YU (1) YU37408B (en:Method)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4095045A (en) * 1977-01-19 1978-06-13 General Datacomm Industries, Inc. Method and apparatus for signaling in a communication system
DE3317642A1 (de) * 1982-05-21 1983-11-24 International Computers Ltd., London Datenverarbeitungseinrichtung
FR2553559B1 (fr) * 1983-10-14 1988-10-14 Citroen Sa Controle du chargement de circuits integres du type registre serie parallele ayant un registre de chargement distinct des etages de sortie
US4542509A (en) * 1983-10-31 1985-09-17 International Business Machines Corporation Fault testing a clock distribution network
US4653054A (en) * 1985-04-12 1987-03-24 Itt Corporation Redundant clock combiner
US4800564A (en) * 1986-09-29 1989-01-24 International Business Machines Corporation High performance clock system error detection and fault isolation
EP0294505B1 (en) * 1987-06-11 1993-03-03 International Business Machines Corporation Clock generator system
DE8816680U1 (de) * 1988-02-18 1990-04-19 Dr. Johannes Heidenhain Gmbh, 83301 Traunreut Positionsmeßeinrichtung mit einer Schaltungsanordnung zur Erkennung von Störsignalen
US5077739A (en) * 1989-05-17 1991-12-31 Unisys Corporation Method for isolating failures of clear signals in instruction processors
DE19923231C1 (de) * 1999-05-20 2001-01-11 Beta Res Gmbh Digitale Analysierung von Frequenzen bei Chipkarten
US9115870B2 (en) * 2013-03-14 2015-08-25 Cree, Inc. LED lamp and hybrid reflector
US9897651B2 (en) * 2016-03-03 2018-02-20 Qualcomm Incorporated Ultra-fast autonomous clock monitoring circuit for safe and secure automotive applications

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE197047C1 (en:Method) *
US3056108A (en) * 1959-06-30 1962-09-25 Internat Bushiness Machines Co Error check circuit
US3176269A (en) * 1962-05-28 1965-03-30 Ibm Ring counter checking circuit
DE1537379C3 (de) * 1967-09-22 1980-07-03 Siemens Ag, 1000 Berlin Und 8000 Muenchen Sicherheitsschaltung zum Durchführen logischer Verknüpfungen für binäre Schaltvariable und deren antivalente Schaltvariable
US3659088A (en) * 1970-08-06 1972-04-25 Cogar Corp Method for indicating memory chip failure modes
US3805152A (en) * 1971-08-04 1974-04-16 Ibm Recirculating testing methods and apparatus
US3815025A (en) * 1971-10-18 1974-06-04 Ibm Large-scale integrated circuit testing structure
US3789205A (en) * 1972-09-28 1974-01-29 Ibm Method of testing mosfet planar boards
US3761695A (en) * 1972-10-16 1973-09-25 Ibm Method of level sensitive testing a functional logic system
US3961252A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays

Also Published As

Publication number Publication date
FR2326080A1 (fr) 1977-04-22
FI64474B (fi) 1983-07-29
DK436276A (da) 1977-03-30
NL187136C (nl) 1991-06-03
DK153605C (da) 1988-12-19
YU232476A (en) 1983-04-27
HU174136B (hu) 1979-11-28
GB1527167A (en) 1978-10-04
JPS5930288B2 (ja) 1984-07-26
US4081662A (en) 1978-03-28
DK153605B (da) 1988-08-01
MY8100229A (en) 1981-12-31
EG13396A (en) 1981-03-31
YU37408B (en) 1984-08-31
IN146507B (en:Method) 1979-06-23
AR212340A1 (es) 1978-06-30
IT1072928B (it) 1985-04-13
SU1109073A3 (ru) 1984-08-15
DD126299A5 (en:Method) 1977-07-06
NL7610427A (nl) 1977-03-31
NO763310L (en:Method) 1977-03-30
BR7606344A (pt) 1977-05-31
JPS5243335A (en) 1977-04-05
NO147199B (no) 1982-11-08
FI762704A7 (en:Method) 1977-03-30
CH607460A5 (en:Method) 1978-12-29
FI64474C (fi) 1983-11-10
BE846703A (fr) 1977-01-17
NO147199C (no) 1983-02-16
DE2641700C2 (en:Method) 1987-10-29
CS251055B2 (en) 1987-06-11
FR2326080B1 (en:Method) 1982-12-03
NL187136B (nl) 1991-01-02
PL108782B1 (en) 1980-04-30
DE2641700A1 (de) 1977-04-07
ES451922A1 (es) 1977-09-01

Similar Documents

Publication Publication Date Title
CA1074020A (en) Clock supervision in digital systems
US5349654A (en) Fault tolerant data exchange unit
CA1285073C (en) Multiple-redundant fault detection system and related method for its use
US4996688A (en) Fault capture/fault injection system
US5001712A (en) Diagnostic error injection for a synchronous bus system
Sedmak et al. Fault tolerance of a general purpose computer implemented by very large scale integration
CA1315409C (en) Memory diagnostic apparatus and method
SE439701B (sv) Multikonfigurativ moduler behandlingsenhet
US4100605A (en) Error status reporting
US3964055A (en) Data processing system employing one of a plurality of identical processors as a controller
US5381416A (en) Detection of skew fault in a multiple clock system
US4995042A (en) Switching exchange
WO1990002999A1 (en) A bus data transmission verification system
GB1258869A (en:Method)
CN101126994B (zh) 数据处理装置及其模式管理装置以及模式管理方法
US5421002A (en) Method for switching between redundant buses in a distributed processing system
US6310895B1 (en) Clock selector system
US5313476A (en) Clock security ring
US4866742A (en) Register circuit with plural registers simultaneously reset when a selected register receives data
JPS5856140B2 (ja) エラ−検出制御方式
JP2941387B2 (ja) 多重化装置の一致化制御方式
JPS6019532B2 (ja) エラー検出制御方式
US4953167A (en) Data bus enable verification logic
WO1987007793A1 (en) Method for realizing a fault-tolerant electronic system and a corresponding system
SU1120333A1 (ru) Устройство дл контрол коммутации информационных каналов

Legal Events

Date Code Title Description
MKEX Expiry