BRPI1005586A2 - entrada de um ambiente de computação protegido usando múltiplos módulos de código autenticados - Google Patents

entrada de um ambiente de computação protegido usando múltiplos módulos de código autenticados Download PDF

Info

Publication number
BRPI1005586A2
BRPI1005586A2 BRPI1005586-0A BRPI1005586A BRPI1005586A2 BR PI1005586 A2 BRPI1005586 A2 BR PI1005586A2 BR PI1005586 A BRPI1005586 A BR PI1005586A BR PI1005586 A2 BRPI1005586 A2 BR PI1005586A2
Authority
BR
Brazil
Prior art keywords
authenticated code
protected
code modules
entering
computing environment
Prior art date
Application number
BRPI1005586-0A
Other languages
English (en)
Inventor
M. Datta Sham
F. Brickell Ernie
J. Kumar Mohan
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Publication of BRPI1005586A2 publication Critical patent/BRPI1005586A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G06F21/572—Secure firmware programming, e.g. of basic input output system [BIOS]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2149—Restricted operating environment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2153—Using hardware token as a secondary aspect

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)

Abstract

ENTRADA DE UM AMBIENTE DE COMPUTAçãO PROTEGIDO USANDO MúLTIPLOS MóDULOS DE CóDIGO AUTENTICADOS. A presente invenção refere-se a sistemas, aparelhos e processos para introduzir um ambiente de sistema protegido usando múltiplos módulos de código autenticado que são relatados. Em uma modalidade, um processador inclui um decodificador e lógica de controle. O decodificador é para decodificar uma instrução de entrada protegida. A lógica de controle é para encontrar uma entrada correspondente ao processador em uma tabela de equiparação em um módulo de código autenticado máster e para ler um cabeçalho máster e um módulo de código autenticado individual do módulo de código autenticado máster em resposta a decodificação da instrução de entrada protegida.
BRPI1005586-0A 2009-12-31 2010-12-23 entrada de um ambiente de computação protegido usando múltiplos módulos de código autenticados BRPI1005586A2 (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/650,579 US9202015B2 (en) 2009-12-31 2009-12-31 Entering a secured computing environment using multiple authenticated code modules

Publications (1)

Publication Number Publication Date
BRPI1005586A2 true BRPI1005586A2 (pt) 2012-02-28

Family

ID=44188915

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI1005586-0A BRPI1005586A2 (pt) 2009-12-31 2010-12-23 entrada de um ambiente de computação protegido usando múltiplos módulos de código autenticados

Country Status (6)

Country Link
US (2) US9202015B2 (pt)
JP (2) JP5373753B2 (pt)
CN (1) CN102122327B (pt)
BR (1) BRPI1005586A2 (pt)
DE (1) DE102010054614A1 (pt)
TW (1) TWI582632B (pt)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9202015B2 (en) * 2009-12-31 2015-12-01 Intel Corporation Entering a secured computing environment using multiple authenticated code modules
WO2012023050A2 (en) 2010-08-20 2012-02-23 Overtis Group Limited Secure cloud computing system and method
US9596082B2 (en) * 2011-12-15 2017-03-14 Intel Corporation Secure debug trace messages for production authenticated code modules
US9930066B2 (en) 2013-02-12 2018-03-27 Nicira, Inc. Infrastructure level LAN security
US20150082006A1 (en) * 2013-09-06 2015-03-19 Futurewei Technologies, Inc. System and Method for an Asynchronous Processor with Asynchronous Instruction Fetch, Decode, and Issue
CN105335672B (zh) * 2014-06-16 2020-12-04 华为技术有限公司 一种安全模式提示方法及装置
US9734313B2 (en) 2014-06-16 2017-08-15 Huawei Technologies Co., Ltd. Security mode prompt method and apparatus
US20150379280A1 (en) * 2014-06-30 2015-12-31 Nicira, Inc. Method and Apparatus for Dynamically Creating Encryption Rules
US10181027B2 (en) * 2014-10-17 2019-01-15 Intel Corporation Interface between a device and a secure processing environment
US10079880B2 (en) * 2015-06-07 2018-09-18 Apple Inc. Automatic identification of invalid participants in a secure synchronization system
US10798073B2 (en) 2016-08-26 2020-10-06 Nicira, Inc. Secure key management protocol for distributed network encryption
DE102018120347A1 (de) * 2018-08-21 2020-02-27 Pilz Gmbh & Co. Kg Automatisierungssystem zur Überwachung eines sicherheitskritischen Prozesses

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62126451A (ja) * 1985-11-27 1987-06-08 Mitsubishi Electric Corp 分散処理装置のイニシヤルプログラムロ−ド方式
JPS62128354A (ja) 1985-11-29 1987-06-10 Fuji Electric Co Ltd マルチプロセツサシステムの起動方式
US6948070B1 (en) * 1995-02-13 2005-09-20 Intertrust Technologies Corporation Systems and methods for secure transaction management and electronic rights protection
JP2000215093A (ja) * 1999-01-27 2000-08-04 Fuji Photo Film Co Ltd 画像ファイル装置および方法
US7360076B2 (en) 2001-06-13 2008-04-15 Itt Manufacturing Enterprises, Inc. Security association data cache and structure
TW583568B (en) 2001-08-27 2004-04-11 Dataplay Inc A secure access method and system
US20030126454A1 (en) * 2001-12-28 2003-07-03 Glew Andrew F. Authenticated code method and apparatus
US7627753B2 (en) 2002-03-19 2009-12-01 Microsoft Corporation Secure digital data format and code enforced policy
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
EP2309411A3 (en) 2002-04-23 2011-06-15 Panasonic Corporation Method and system for controlled distribution of software programs
US20040117318A1 (en) * 2002-12-16 2004-06-17 Grawrock David W. Portable token controlling trusted environment launch
US7103779B2 (en) * 2003-09-18 2006-09-05 Apple Computer, Inc. Method and apparatus for incremental code signing
US7698552B2 (en) * 2004-06-03 2010-04-13 Intel Corporation Launching a secure kernel in a multiprocessor system
JP4447977B2 (ja) * 2004-06-30 2010-04-07 富士通マイクロエレクトロニクス株式会社 セキュアプロセッサ、およびセキュアプロセッサ用プログラム。
WO2006082994A2 (en) 2005-02-07 2006-08-10 Sony Computer Entertainment Inc. Methods and apparatus for facilitating a secure session between a processor and an external device
US7752428B2 (en) * 2005-03-31 2010-07-06 Intel Corporation System and method for trusted early boot flow
US7831778B2 (en) 2006-03-30 2010-11-09 Silicon Image, Inc. Shared nonvolatile memory architecture
US8458726B2 (en) * 2007-12-03 2013-06-04 Intel Corporation Bios routine avoidance
FR2918830B1 (fr) 2007-07-13 2009-10-30 Viaccess Sa Verification de code mac sans revelation.
US20090204823A1 (en) * 2008-02-07 2009-08-13 Analog Devices, Inc. Method and apparatus for controlling system access during protected modes of operation
US9202015B2 (en) * 2009-12-31 2015-12-01 Intel Corporation Entering a secured computing environment using multiple authenticated code modules

Also Published As

Publication number Publication date
DE102010054614A1 (de) 2011-07-07
TW201140367A (en) 2011-11-16
TWI582632B (zh) 2017-05-11
CN102122327A (zh) 2011-07-13
US20130212673A1 (en) 2013-08-15
US9208292B2 (en) 2015-12-08
JP5373753B2 (ja) 2013-12-18
US9202015B2 (en) 2015-12-01
CN102122327B (zh) 2016-05-25
US20110161676A1 (en) 2011-06-30
JP2011141870A (ja) 2011-07-21
JP2013251016A (ja) 2013-12-12
JP5752767B2 (ja) 2015-07-22

Similar Documents

Publication Publication Date Title
BRPI1005586A2 (pt) entrada de um ambiente de computação protegido usando múltiplos módulos de código autenticados
BR112013013949A2 (pt) controle de exibição de conteúdo em controladores de passageiros em rede e unidades de exibição de vídeo
NO20083693L (no) Tilleggsfremviser for distribuert innhold
BR112015030098A2 (pt) métodos, sistemas e instruções de processadores de predicação de elemento de dados compactados
BR112018073966A2 (pt) sistema para desinfecção de espaços e equipamento de grande escala
GB2493861A (en) Debugging multithreaded code
BR112014013583A8 (pt) método e aparelho para otimização de inicialização confiável
BR112013021381A2 (pt) sistema e método para estabelecer uma rede de comunicações de incidente
GB201211274D0 (en) Method and system method for pipelining out-of-order instructions
BR112014007935A8 (pt) Sistema para criar um relatório em uma planilha e métodos para identificar relações entre tabelas em uma planilha
BR112014002751A2 (pt) automação de sistema através de um sistema de alarme
BR112017011104A2 (pt) sistemas, aparelhos e métodos para execução de especulação de dados
BR112015030001A2 (pt) instruções de acesso à memória de múltiplos registradores, processadores, métodos e sistemas
BR112015022863A2 (pt) método e sistema de controle de múltiplas entradas e dispositivo eletrônico que suporta os mesmos
BR112014022638A8 (pt) Método, suporte físico e equipamento para transformar especificadores de instrução de um ambiente computacional
WO2010080442A3 (en) Buses for pattern-recognition processors
HK1127414A1 (en) Multi-processor systems and methods of thread-level parallel processing
BR112012023688A2 (pt) sistemas e métodos para aumentar dados de pesquisa com transação baseada em dados
BR112016015416A2 (pt) Aparelho, método, e sistema para a geração de uma assinatura digital
BR112013025903A2 (pt) processo e dispositivo para adpatação da segurança de transmissão de dados em um sistema de bus serial
BR112015006111A2 (pt) método e sistema para a transmissão de instruções de execução obrigatória em um sistema de controle positivo de trem, programa de computador, método para a mitigação de riscos em uma checagem cíclica de redundância e método para verificar e confirmar dados de instruções de execução obrigatória a bordo de um trem
BRPI0608750A2 (pt) método e sistema emitir e processar instruções superescalar e vliw misturadas
BR112016007797A2 (pt) Métodos para autoproteção de um dispositivo e dispositivo de autoproteção usando uma chave de segurança gerada usando dados dentro do dispositivo disponíveis antes de ligar
BR112014010370A2 (pt) aparelho e método para transferir processos detectores de evento
BR112013006661A2 (pt) método e aparelho para operações de lógica universal

Legal Events

Date Code Title Description
B03A Publication of a patent application or of a certificate of addition of invention [chapter 3.1 patent gazette]
B11A Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing
B11Y Definitive dismissal - extension of time limit for request of examination expired [chapter 11.1.1 patent gazette]
B11N Dismissal: publication cancelled [chapter 11.14 patent gazette]

Free format text: ANULADA A PUBLICACAO DA RPI 2243 DE 31/12/2013 E DA RPI 2260 DE 29/04/2014, POR TER SIDO INDEVIDO.

B15K Others concerning applications: alteration of classification

Ipc: G06F 21/00 (2013.01), G06F 21/57 (2013.01), G06F 2

B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 9A ANUIDADE.

B11B Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements