BR112013006661A2 - método e aparelho para operações de lógica universal - Google Patents
método e aparelho para operações de lógica universalInfo
- Publication number
- BR112013006661A2 BR112013006661A2 BR112013006661A BR112013006661A BR112013006661A2 BR 112013006661 A2 BR112013006661 A2 BR 112013006661A2 BR 112013006661 A BR112013006661 A BR 112013006661A BR 112013006661 A BR112013006661 A BR 112013006661A BR 112013006661 A2 BR112013006661 A2 BR 112013006661A2
- Authority
- BR
- Brazil
- Prior art keywords
- logic operations
- bits
- immediate value
- generate
- universal logic
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
- G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Abstract
método e aparelho para operações de lógica universal. a presente invenção refere-se a um aparelho e um método para a realização de operações de lógicas arbitrárias especificadas por uma tabela. por exemplo, uma modalidade de um método para realizar uma operação de lógica em um processador de computador compreende: a leitura de dados a partir de cada um de dois ou mais operandos da fonte; a combinação dos dados lidos a partir dos operandos da fonte para gerar um valor de índice, o valor de índice identificando um subconjunto de bits dentro de um valor imediato transmitido com uma instrução; a leitura dos bits a partir do valor imediato, e o armazenamento dos bits lidos a partir do valor imediato dentro de um registrador de destino para gerar um resultado da instrução.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/890,571 US8539206B2 (en) | 2010-09-24 | 2010-09-24 | Method and apparatus for universal logical operations utilizing value indexing |
| PCT/US2011/052913 WO2012040552A2 (en) | 2010-09-24 | 2011-09-23 | Method and apparatus for universal logical operations |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| BR112013006661A2 true BR112013006661A2 (pt) | 2016-06-07 |
Family
ID=45871870
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BR112013006661A BR112013006661A2 (pt) | 2010-09-24 | 2011-09-23 | método e aparelho para operações de lógica universal |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US8539206B2 (pt) |
| JP (1) | JP5607832B2 (pt) |
| KR (1) | KR101524450B1 (pt) |
| CN (1) | CN103109261B (pt) |
| BR (1) | BR112013006661A2 (pt) |
| DE (1) | DE112011103197T5 (pt) |
| GB (1) | GB2499532B (pt) |
| TW (2) | TWI435266B (pt) |
| WO (1) | WO2012040552A2 (pt) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120124341A1 (en) * | 2010-11-17 | 2012-05-17 | Goodrich Allen B | Methods and Apparatus for Performing Multiple Operand Logical Operations in a Single Instruction |
| US20140095845A1 (en) * | 2012-09-28 | 2014-04-03 | Vinodh Gopal | Apparatus and method for efficiently executing boolean functions |
| US9128698B2 (en) * | 2012-09-28 | 2015-09-08 | Intel Corporation | Systems, apparatuses, and methods for performing rotate and XOR in response to a single instruction |
| US9471310B2 (en) * | 2012-11-26 | 2016-10-18 | Nvidia Corporation | Method, computer program product, and system for a multi-input bitwise logical operation |
| GB2523823B (en) * | 2014-03-07 | 2021-06-16 | Advanced Risc Mach Ltd | Data processing apparatus and method for processing vector operands |
| US20160179521A1 (en) * | 2014-12-23 | 2016-06-23 | Intel Corporation | Method and apparatus for expanding a mask to a vector of mask values |
| US20160283242A1 (en) * | 2014-12-23 | 2016-09-29 | Intel Corporation | Apparatus and method for vector horizontal logical instruction |
| US10296334B2 (en) * | 2014-12-27 | 2019-05-21 | Intel Corporation | Method and apparatus for performing a vector bit gather |
| US10296489B2 (en) * | 2014-12-27 | 2019-05-21 | Intel Corporation | Method and apparatus for performing a vector bit shuffle |
| CA3093713C (en) * | 2018-04-20 | 2023-04-11 | Google Llc | Performing unary iteration and indexed operations |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4237532A (en) * | 1977-09-02 | 1980-12-02 | Sperry Corporation | Table driven decision and control logic for digital computers |
| DE68927313T2 (de) * | 1988-06-27 | 1997-05-07 | Digital Equipment Corp | Operandenspezifiererverarbeitung |
| US5493687A (en) * | 1991-07-08 | 1996-02-20 | Seiko Epson Corporation | RISC microprocessor architecture implementing multiple typed register sets |
| US5881307A (en) | 1997-02-24 | 1999-03-09 | Samsung Electronics Co., Ltd. | Deferred store data read with simple anti-dependency pipeline inter-lock control in superscalar processor |
| JPH1185507A (ja) * | 1997-09-05 | 1999-03-30 | Mitsubishi Electric Corp | 中央処理装置およびマイクロコンピュータシステム |
| TW498275B (en) * | 1999-05-24 | 2002-08-11 | Toshiba Corp | Processor unit |
| US6779156B2 (en) * | 2001-06-15 | 2004-08-17 | Science & Technology Corporation @ Unm | Digital circuits using universal logic gates |
| US6721866B2 (en) | 2001-12-21 | 2004-04-13 | Intel Corporation | Unaligned memory operands |
| US7014122B2 (en) * | 2003-12-24 | 2006-03-21 | International Business Machines Corporation | Method and apparatus for performing bit-aligned permute |
| US7464255B1 (en) | 2005-07-28 | 2008-12-09 | Advanced Micro Devices, Inc. | Using a shuffle unit to implement shift operations in a processor |
| WO2008002177A1 (en) * | 2006-06-30 | 2008-01-03 | Intel Corporation | Generating optimal instruction sequences for bitwise logical expressions |
| US20080021942A1 (en) * | 2006-07-20 | 2008-01-24 | On Demand Microelectronics | Arrangements for evaluating boolean functions |
| US20080100628A1 (en) * | 2006-10-31 | 2008-05-01 | International Business Machines Corporation | Single Precision Vector Permute Immediate with "Word" Vector Write Mask |
| CN101178644B (zh) * | 2006-11-10 | 2012-01-25 | 上海海尔集成电路有限公司 | 一种基于复杂指令集计算机结构的微处理器架构 |
| US7941641B1 (en) | 2007-10-01 | 2011-05-10 | Yong-Kyu Jung | Retargetable instruction decoder for a computer processor |
-
2010
- 2010-09-24 US US12/890,571 patent/US8539206B2/en active Active
-
2011
- 2011-09-23 GB GB1306690.7A patent/GB2499532B/en active Active
- 2011-09-23 WO PCT/US2011/052913 patent/WO2012040552A2/en active Application Filing
- 2011-09-23 BR BR112013006661A patent/BR112013006661A2/pt not_active IP Right Cessation
- 2011-09-23 TW TW100134372A patent/TWI435266B/zh not_active IP Right Cessation
- 2011-09-23 TW TW103104892A patent/TWI512618B/zh not_active IP Right Cessation
- 2011-09-23 JP JP2013530347A patent/JP5607832B2/ja active Active
- 2011-09-23 CN CN201180046100.2A patent/CN103109261B/zh active Active
- 2011-09-23 DE DE112011103197T patent/DE112011103197T5/de not_active Withdrawn
- 2011-09-23 KR KR1020137008232A patent/KR101524450B1/ko active IP Right Grant
Also Published As
| Publication number | Publication date |
|---|---|
| US20120079244A1 (en) | 2012-03-29 |
| GB2499532A (en) | 2013-08-21 |
| TWI512618B (zh) | 2015-12-11 |
| KR101524450B1 (ko) | 2015-06-02 |
| TW201232392A (en) | 2012-08-01 |
| WO2012040552A3 (en) | 2012-05-18 |
| TW201432564A (zh) | 2014-08-16 |
| KR20130064797A (ko) | 2013-06-18 |
| GB2499532B (en) | 2020-04-01 |
| CN103109261B (zh) | 2016-03-09 |
| CN103109261A (zh) | 2013-05-15 |
| WO2012040552A2 (en) | 2012-03-29 |
| JP5607832B2 (ja) | 2014-10-15 |
| DE112011103197T5 (de) | 2013-07-04 |
| JP2013543175A (ja) | 2013-11-28 |
| GB201306690D0 (en) | 2013-05-29 |
| TWI435266B (zh) | 2014-04-21 |
| US8539206B2 (en) | 2013-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| BR112013006661A2 (pt) | método e aparelho para operações de lógica universal | |
| BR112018002040A2 (pt) | controle de uma nuvem de dispositivo | |
| BR112014009413A2 (pt) | sistemas e métodos para proteger e administrar informação genômica e outras | |
| BR112014022638A8 (pt) | Método, suporte físico e equipamento para transformar especificadores de instrução de um ambiente computacional | |
| BR112013025409A2 (pt) | sistemas, aparelhos e métodos para mistura de dois operandos de fonte em destinação única usando writemask | |
| GB2493861A (en) | Debugging multithreaded code | |
| BR112014019131A8 (pt) | Aparelho de processamento de informação, e, mídia legível por computador | |
| BR112015030001A2 (pt) | instruções de acesso à memória de múltiplos registradores, processadores, métodos e sistemas | |
| BR112015032123A8 (pt) | método, um ou mais meios de armazenamento não-transitório legível por computador e sistema | |
| BR112015006948A2 (pt) | sistema para registrar um sistema de coordenadas de um sistema de detecção de formato, método para registrar um sistema de coordenadas de um sistema de detecção de formato e produto de programa de computador | |
| BR112016013158A2 (pt) | Identificação de candidatos para testes clínicos | |
| BR112013006483A2 (pt) | programação de aplicação em plataformas heterogêneas de computação de múltiplos processadores | |
| BR112014018229A8 (pt) | Método e sistema para licenciar uma aplicação utilizando provedores de sincronização, e dispositivo de armazenamento legível por computador | |
| BR112015029955A2 (pt) | carga de largura parcial dependente de modo para pro-cessadores registradores mais amplos, métodos e siste-mas | |
| BRPI1008836B8 (pt) | dispositivo e método médicos para proporcionar informações de controle glicêmico | |
| MY154086A (en) | Data processing apparatus and method | |
| MY176723A (en) | Data processing apparatus and method using secure domain and less secure domain | |
| BR112014023940A8 (pt) | métodos e sistemas para processamento de pagamentos globalmente sobre uma de uma pluralidade de vias de processamento | |
| GB2514062A (en) | Comparing sets of character data having termination characters | |
| BR112018007547A2 (pt) | adaptação relacionada à tela de conteúdo ambisonic de alta ordem (hoa) | |
| WO2014004050A3 (en) | Systems, apparatuses, and methods for performing a shuffle and operation (shuffle-op) | |
| BR112016007492A8 (pt) | método e aparelho para otimização de recurso de memória | |
| BR112014021507A2 (pt) | Método e aparelho para compartilhar informação, e dispositivo de computador | |
| BR112016013314A2 (pt) | Sistema de monitoramento médico, método para monitoramento de paciente, mídia de armazenamento legível por computador não transitória contendo software, e dispositivo de processamento de dados eletrônicos | |
| GB2520856A (en) | Enabling Virtualization of a processor resource |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| B08F | Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette] | ||
| B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |