BRPI0819643A2 - Aparelho e método de processamento de dados - Google Patents

Aparelho e método de processamento de dados

Info

Publication number
BRPI0819643A2
BRPI0819643A2 BRPI0819643-5A BRPI0819643A BRPI0819643A2 BR PI0819643 A2 BRPI0819643 A2 BR PI0819643A2 BR PI0819643 A BRPI0819643 A BR PI0819643A BR PI0819643 A2 BRPI0819643 A2 BR PI0819643A2
Authority
BR
Brazil
Prior art keywords
data processing
data
processing
Prior art date
Application number
BRPI0819643-5A
Other languages
English (en)
Inventor
Takashi Yokokawa
Makiko Yamamoto
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of BRPI0819643A2 publication Critical patent/BRPI0819643A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6552—DVB-T2
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Error Detection And Correction (AREA)
BRPI0819643-5A 2007-11-26 2008-11-26 Aparelho e método de processamento de dados BRPI0819643A2 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2007304689 2007-11-26
JP2008070467 2008-03-18
PCT/JP2008/071384 WO2009069617A1 (ja) 2007-11-26 2008-11-26 データ処理装置、及びデータ処理方法

Publications (1)

Publication Number Publication Date
BRPI0819643A2 true BRPI0819643A2 (pt) 2015-05-26

Family

ID=40678512

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0819643-5A BRPI0819643A2 (pt) 2007-11-26 2008-11-26 Aparelho e método de processamento de dados

Country Status (15)

Country Link
US (1) US8489956B2 (pt)
EP (2) EP2237429B1 (pt)
JP (1) JP5359881B2 (pt)
KR (1) KR101577469B1 (pt)
CN (1) CN101911504B (pt)
AU (1) AU2008330660B2 (pt)
BR (1) BRPI0819643A2 (pt)
CO (1) CO6311047A2 (pt)
DK (1) DK2237429T3 (pt)
EA (1) EA021877B1 (pt)
MY (1) MY158260A (pt)
NZ (1) NZ585417A (pt)
TW (1) TWI497920B (pt)
WO (1) WO2009069617A1 (pt)
ZA (1) ZA201003528B (pt)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7334181B2 (en) * 2003-09-04 2008-02-19 The Directv Group, Inc. Method and system for providing short block length low density parity check (LDPC) codes
US7376883B2 (en) * 2003-10-27 2008-05-20 The Directv Group, Inc. Method and system for providing long and short block length low density parity check (LDPC) codes
US7434138B2 (en) * 2005-06-27 2008-10-07 Agere Systems Inc. Structured interleaving/de-interleaving scheme for product code encoders/decorders
ES2398851T3 (es) 2007-10-30 2013-03-22 Sony Corporation Aparato y método de procesamiento de datos
PL2071795T3 (pl) * 2007-12-12 2010-09-30 Lg Electronics Inc Urządzenie do transmitowania i odbierania sygnału oraz sposób transmitowania i odbierania sygnału
EP2282470A1 (en) 2009-08-07 2011-02-09 Thomson Licensing Data reception using low density parity check coding and constellation mapping
EP2282471A1 (en) 2009-08-07 2011-02-09 Thomson Licensing Data transmission using low density parity check coding and constellation mapping
JP5542580B2 (ja) * 2010-08-25 2014-07-09 日本放送協会 送信装置及び受信装置
KR101551919B1 (ko) 2010-10-22 2015-09-09 한국전자통신연구원 무선 통신 시스템에서 데이터 블록 전송 방법 및 전송기
JP5601182B2 (ja) 2010-12-07 2014-10-08 ソニー株式会社 データ処理装置、及びデータ処理方法
JP5630278B2 (ja) 2010-12-28 2014-11-26 ソニー株式会社 データ処理装置、及びデータ処理方法
JP5637393B2 (ja) * 2011-04-28 2014-12-10 ソニー株式会社 データ処理装置、及び、データ処理方法
EP2525496A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2525497A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2525495A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
EP2525498A1 (en) 2011-05-18 2012-11-21 Panasonic Corporation Bit-interleaved coding and modulation (BICM) with quasi-cyclic LDPC codes
JP5648852B2 (ja) * 2011-05-27 2015-01-07 ソニー株式会社 データ処理装置、及び、データ処理方法
US8942308B2 (en) * 2011-07-25 2015-01-27 Blackberry Limited Multi-level coding and iterative decoding using sparse space codes
EP2552043A1 (en) 2011-07-25 2013-01-30 Panasonic Corporation Spatial multiplexing for bit-interleaved coding and modulation with quasi-cyclic LDPC codes
EP2560311A1 (en) 2011-08-17 2013-02-20 Panasonic Corporation Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes
JP2014045436A (ja) * 2012-08-28 2014-03-13 Jvc Kenwood Corp 送信装置、受信装置、送信方法、受信方法
WO2014123016A1 (ja) * 2013-02-08 2014-08-14 ソニー株式会社 データ処理装置、及びデータ処理方法
CA2900007C (en) * 2013-02-08 2023-01-24 Sony Corporation Data processing device and data processing method
WO2014123018A1 (ja) 2013-02-08 2014-08-14 ソニー株式会社 データ処理装置、及びデータ処理方法
MX2015009838A (es) * 2013-02-08 2015-10-14 Sony Corp Dispositivo para el procesamiento de datos y metodo para el procesamiento de datos.
GB201312243D0 (en) 2013-07-08 2013-08-21 Samsung Electronics Co Ltd Non-Uniform Constellations
KR101781883B1 (ko) * 2013-08-01 2017-09-26 엘지전자 주식회사 방송 신호 송신 장치, 방송 신호 수신 장치, 방송 신호 송신 방법 및 방송 신호 수신 방법
KR102113943B1 (ko) 2013-09-20 2020-05-21 새턴 라이센싱 엘엘씨 데이터 처리 장치 및 데이터 처리 방법
EP3048736A4 (en) * 2013-09-20 2017-05-24 Sony Corporation Data processing device and data processing method
KR20160060029A (ko) * 2013-09-20 2016-05-27 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
KR101752344B1 (ko) 2013-09-20 2017-06-29 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
KR20160060027A (ko) * 2013-09-24 2016-05-27 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
KR102359183B1 (ko) * 2013-10-30 2022-02-07 삼성전자주식회사 송신 장치 및 그의 신호 처리 방법
US9602135B2 (en) * 2014-02-20 2017-03-21 Electronics And Telecommunications Research Institute Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same
KR101792806B1 (ko) * 2014-02-20 2017-11-02 상하이 내셔널 엔지니어링 리서치 센터 오브 디지털 텔레비전 컴퍼니, 리미티드 Ldpc 코드워드 인터리빙 매핑 방법 및 디인터리빙 디매핑 방법
US10425103B2 (en) * 2014-05-21 2019-09-24 Sony Corporation Data processing device and data processing method
KR102178262B1 (ko) 2014-07-08 2020-11-12 삼성전자주식회사 패리티 검사 행렬 생성 방법, 그를 이용한 부호화 장치, 부호화 방법, 복호화 장치 및 복호화 방법
WO2016122567A1 (en) * 2015-01-30 2016-08-04 Hewlett-Packard Development Company, L.P. M-ary cyclic coding
KR102287614B1 (ko) * 2015-02-12 2021-08-10 한국전자통신연구원 길이가 64800이며, 부호율이 2/15인 ldpc 부호어 및 16-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US9762346B2 (en) * 2015-05-19 2017-09-12 Samsung Electronics Co., Ltd. Transmitting apparatus and mapping method thereof
CN109245846B (zh) * 2017-07-10 2022-07-05 中兴通讯股份有限公司 一种阶梯码解码方法和阶梯码解码装置
JP7077627B2 (ja) * 2018-01-18 2022-05-31 ソニーグループ株式会社 送信装置、送信方法、受信装置、及び、受信方法
CN110098891B (zh) * 2018-01-30 2021-09-07 华为技术有限公司 交织方法和交织装置
CN110288069B (zh) * 2019-06-26 2023-05-02 百度在线网络技术（北京）有限公司 二维码生成和解析的方法、装置、设备及可读存储介质
CN112052702B (zh) * 2020-08-10 2023-12-19 北京智通云联科技有限公司 一种识别二维码的方法和装置

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6353900B1 (en) * 1998-09-22 2002-03-05 Qualcomm Incorporated Coding system having state machine based interleaver
JP4505953B2 (ja) * 2000-06-08 2010-07-21 ソニー株式会社 符号化装置及び符号化方法、並びに、復号装置及び復号方法
EP1463255A1 (en) * 2003-03-25 2004-09-29 Sony United Kingdom Limited Interleaver for mapping symbols on the carriers of an OFDM system
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
KR100505694B1 (ko) * 2003-07-09 2005-08-02 삼성전자주식회사 직접 계산 방식에 의한 코드화 직교 주파수 분할 다중화수신기의 채널 상태 평가 장치 및 그 방법
JP2005051469A (ja) * 2003-07-28 2005-02-24 Sony Corp 符号化装置および符号化方法、並びにプログラム
KR20050118056A (ko) * 2004-05-12 2005-12-15 삼성전자주식회사 다양한 부호율을 갖는 Ｂｌｏｃｋ ＬＤＰＣ 부호를 이용한이동 통신 시스템에서의 채널부호화 복호화 방법 및 장치
US7165205B2 (en) * 2004-05-14 2007-01-16 Motorola, Inc. Method and apparatus for encoding and decoding data
CN101341659B (zh) * 2004-08-13 2012-12-12 Dtvg许可公司 用于多输入多输出通道的低密度奇偶校验码的码设计与实现的改进
WO2006039801A1 (en) * 2004-10-12 2006-04-20 Nortel Networks Limited System and method for low density parity check encoding of data
KR20060097503A (ko) * 2005-03-11 2006-09-14 삼성전자주식회사 저밀도 패리티 검사 부호를 사용하는 통신 시스템에서 채널인터리빙/디인터리빙 장치 및 그 제어 방법
KR100860504B1 (ko) * 2005-06-09 2008-09-26 삼성전자주식회사 이동통신 시스템에서 송수신 장치 및 방법
JP2007036776A (ja) * 2005-07-28 2007-02-08 Sony Corp 復号装置および復号方法
JP2007096658A (ja) 2005-09-28 2007-04-12 Matsushita Electric Ind Co Ltd 無線送信装置および無線受信装置
US7941725B2 (en) * 2005-12-21 2011-05-10 Stmicroelectronics Sa Method for ciphering data with error correction code
FR2895176B1 (fr) * 2005-12-21 2008-02-22 St Microelectronics Sa Transmission securisee avec code correcteur d'erreur
KR20090003164A (ko) * 2006-01-10 2009-01-09 미쓰비시덴키 가부시키가이샤 검사 행렬 생성 방법
US7493548B2 (en) * 2006-02-06 2009-02-17 Motorola, Inc Method and apparatus for encoding and decoding data
JP2007214783A (ja) * 2006-02-08 2007-08-23 Kddi Corp 送信装置、受信装置及び伝送方法
ES2398851T3 (es) 2007-10-30 2013-03-22 Sony Corporation Aparato y método de procesamiento de datos
TWI427937B (zh) * 2007-11-26 2014-02-21 Sony Corp Data processing device and data processing method

Also Published As

Publication number Publication date
EP2237429A1 (en) 2010-10-06
EP2237429B1 (en) 2018-01-10
TW200947878A (en) 2009-11-16
DK2237429T3 (en) 2018-02-19
KR20100099127A (ko) 2010-09-10
CO6311047A2 (es) 2011-08-22
MY158260A (en) 2016-09-30
US8489956B2 (en) 2013-07-16
KR101577469B1 (ko) 2015-12-14
EA021877B1 (ru) 2015-09-30
EP2852064A1 (en) 2015-03-25
CN101911504A (zh) 2010-12-08
TWI497920B (zh) 2015-08-21
AU2008330660B2 (en) 2013-08-29
NZ585417A (en) 2013-05-31
JP5359881B2 (ja) 2013-12-04
ZA201003528B (en) 2011-10-26
AU2008330660A1 (en) 2009-06-04
JPWO2009069617A1 (ja) 2011-04-14
EP2237429A4 (en) 2015-02-18
EA201070631A1 (ru) 2010-12-30
US20100257426A1 (en) 2010-10-07
EP2852064B1 (en) 2021-04-28
WO2009069617A1 (ja) 2009-06-04
CN101911504B (zh) 2014-06-11

Similar Documents

Publication Publication Date Title
BRPI0819643A2 (pt) Aparelho e método de processamento de dados
BRPI0819645A2 (pt) Aparelho e método de processamento de dados
BRPI0820168A2 (pt) Aparelho e método de processamento de dados
BRPI0820159A2 (pt) Aparelho e método de processamento de dados.
BRPI0820163A2 (pt) Aparelhos e métodos de processamento de dados e de codificação
DK2333965T3 (da) Databehandlingsapparat og fremgangsmåde
BR112012000301A2 (pt) método e aparelho para obtenção e processamento de dados balistocardiógrafos
DK2056550T3 (da) Anordning og fremgangsmåde til databehandling
GB2466580B (en) Data processing apparatus and method of processing data
GB201015473D0 (en) Data processing apparatus and method of processing data
GB2460459B (en) Data processing apparatus and method
GB201000248D0 (en) Data processing apparatus and method of processing data
GB201000243D0 (en) Data processing apparatus and method of processing data
BRPI0912934A2 (pt) aparelho e método
BRPI0910285A2 (pt) método e aparelho para processamento de sinal de áudio
BR112012003863A2 (pt) aparelho e método de processamento de informação, e, programa
BRPI0910713A2 (pt) método e aparelhos
BRPI0919717A2 (pt) aparelho e método de processamento de informação, e , programa
BRPI0812585A2 (pt) Aparelho de tratamento de redução e método de tratamento de redução
BRPI1015167A2 (pt) aparelho e método de processamento de informação, e, programa
BRPI1012863A2 (pt) aparelho e método de processamento de informação, e, programa
DE602007006099D1 (de) Bildverarbeitungsvorrichtung und Bildverarbeitungsverfahren
BRPI0904320A2 (pt) Dispositivo e método de processamento de imagem
BRPI0904323A2 (pt) Aparelho e método de processamento de imagem
BRPI0812135A2 (pt) Método de processamento de dados sísmicos

Legal Events

Date Code Title Description
B06T Formal requirements before examination [chapter 6.20 patent gazette]
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B15K Others concerning applications: alteration of classification

Free format text: A CLASSIFICACAO ANTERIOR ERA: H03M 13/19

Ipc: H03M 13/11 (2000.01), H03M 13/25 (2000.01), H03M 1

B09A Decision: intention to grant [chapter 9.1 patent gazette]
B11D Dismissal acc. art. 38, par 2 of ipl - failure to pay fee after grant in time