BR9104956A - Controlador multi-canal de dma(acesso direto a memoria)para controlar o acesso a memoria de um sistema de processamento de dados - Google Patents

Controlador multi-canal de dma(acesso direto a memoria)para controlar o acesso a memoria de um sistema de processamento de dados

Info

Publication number
BR9104956A
BR9104956A BR919104956A BR9104956A BR9104956A BR 9104956 A BR9104956 A BR 9104956A BR 919104956 A BR919104956 A BR 919104956A BR 9104956 A BR9104956 A BR 9104956A BR 9104956 A BR9104956 A BR 9104956A
Authority
BR
Brazil
Prior art keywords
memory access
data processing
processing system
channel controller
direct memory
Prior art date
Application number
BR919104956A
Other languages
English (en)
Inventor
Joseph Kevin Farrell
Jeffrey Scott Gordon
Daniel Clair Kuhl
Timothy Vincent Lee
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9104956A publication Critical patent/BR9104956A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
BR919104956A 1990-11-16 1991-11-14 Controlador multi-canal de dma(acesso direto a memoria)para controlar o acesso a memoria de um sistema de processamento de dados BR9104956A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/614,524 US5182800A (en) 1990-11-16 1990-11-16 Direct memory access controller with adaptive pipelining and bus control features

Publications (1)

Publication Number Publication Date
BR9104956A true BR9104956A (pt) 1992-06-23

Family

ID=24461619

Family Applications (1)

Application Number Title Priority Date Filing Date
BR919104956A BR9104956A (pt) 1990-11-16 1991-11-14 Controlador multi-canal de dma(acesso direto a memoria)para controlar o acesso a memoria de um sistema de processamento de dados

Country Status (4)

Country Link
US (1) US5182800A (pt)
EP (1) EP0486145A3 (pt)
JP (1) JPH04230557A (pt)
BR (1) BR9104956A (pt)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5664145A (en) * 1991-02-19 1997-09-02 International Business Machines Corporation Apparatus and method for transferring data in a data storage subsystems wherein a multi-sector data transfer order is executed while a subsequent order is issued
DE4227346C2 (de) * 1991-08-19 1999-09-09 Sequent Computer Systems Inc Gerät zur Datenübertragung zwischen mehreren, mit einem SCSI-Bus verbundenen Einheiten
JPH0567039A (ja) * 1991-09-06 1993-03-19 Toshiba Corp Ｄｍａチヤネル制御装置
US5283883A (en) * 1991-10-17 1994-02-01 Sun Microsystems, Inc. Method and direct memory access controller for asynchronously reading/writing data from/to a memory with improved throughput
US5386532A (en) * 1991-12-30 1995-01-31 Sun Microsystems, Inc. Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
JPH06103213A (ja) * 1992-09-18 1994-04-15 Hitachi Ltd 入出力装置
US5596749A (en) * 1992-09-21 1997-01-21 Texas Instruments Incorporated Arbitration request sequencer
US5526484A (en) * 1992-12-10 1996-06-11 International Business Machines Corporation Method and system for pipelining the processing of channel command words
JP3549003B2 (ja) * 1993-08-31 2004-08-04 株式会社日立製作所 情報送出装置および情報送出／受信システム
US5708849A (en) * 1994-01-26 1998-01-13 Intel Corporation Implementing scatter/gather operations in a direct memory access device on a personal computer
US5619646A (en) * 1994-09-27 1997-04-08 International Business Machines Corporation Method and system for dynamically appending a data block to a variable length transmit list while transmitting another data block over a serial bus
US5828903A (en) * 1994-09-30 1998-10-27 Intel Corporation System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer
US5634099A (en) * 1994-12-09 1997-05-27 International Business Machines Corporation Direct memory access unit for transferring data between processor memories in multiprocessing systems
US6434638B1 (en) 1994-12-09 2002-08-13 International Business Machines Corporation Arbitration protocol for peer-to-peer communication in synchronous systems
US5671443A (en) * 1995-02-21 1997-09-23 International Business Machines Corporation Direct memory access acceleration device for use in a data processing system
US5659749A (en) * 1995-05-08 1997-08-19 National Instruments Corporation System and method for performing efficient hardware context switching in an instrumentation system
US5680401A (en) * 1995-10-27 1997-10-21 Sun Microsystems, Inc. Method and apparatus for asynchronously segmenting packets of multiple channels into ATM cells
EP0772119A3 (en) * 1995-10-31 1997-12-29 Cirrus Logic, Inc. Automatic graphics operation
US5875352A (en) * 1995-11-03 1999-02-23 Sun Microsystems, Inc. Method and apparatus for multiple channel direct memory access control
US5761532A (en) * 1995-12-29 1998-06-02 Intel Corporation Direct memory access controller with interface configured to generate wait states
US5894586A (en) * 1997-01-23 1999-04-13 Xionics Document Technologies, Inc. System for providing access to memory in which a second processing unit is allowed to access memory during a time slot assigned to a first processing unit
US5963499A (en) * 1998-02-05 1999-10-05 Cypress Semiconductor Corp. Cascadable multi-channel network memory with dynamic allocation
JPH11272606A (ja) * 1998-03-19 1999-10-08 Fujitsu Ltd バス制御装置
US6345310B1 (en) 1998-07-28 2002-02-05 International Business Machines Corporation Architecture for a multiple port adapter having a single media access control (MAC) with a single I/O port
US6920562B1 (en) * 1998-12-18 2005-07-19 Cisco Technology, Inc. Tightly coupled software protocol decode with hardware data encryption
US6233628B1 (en) * 1999-01-08 2001-05-15 Oak Technology, Inc. System and method for transferring data using separate pipes for command and data
EP1059589B1 (en) * 1999-06-09 2005-03-30 Texas Instruments Incorporated Multi-channel DMA with scheduled ports
DE60109699T2 (de) * 2000-09-27 2005-09-08 Texas Instruments Inc., Dallas Gerät und Verfahren zum Signalgruppenaustausch zwischen mehreren Teilen in einer Einrichtung zur digitalen Signalverarbeitung der eine Direktspeicherzugriffssteuerung enthält
ATE266883T1 (de) * 2000-09-27 2004-05-15 Texas Instruments Inc Gerät und verfahren für eine hauptrechnersportschnitstelleneinheit in einer einrichtung zur digitalen signalverarbeitung
GB2372115A (en) * 2001-02-08 2002-08-14 Mitel Semiconductor Ltd Direct memory access controller
US20060004932A1 (en) * 2004-07-02 2006-01-05 Deans Russell C Multi-directional data transfer using a single DMA channel
JP2006215886A (ja) * 2005-02-04 2006-08-17 Toshiba Corp 信号処理装置、信号処理システム、および信号処理方法
US7984204B2 (en) * 2008-05-13 2011-07-19 International Business Machines Corporation Programmable direct memory access controller having pipelined and sequentially connected stages
US8078848B2 (en) 2009-01-09 2011-12-13 Micron Technology, Inc. Memory controller having front end and back end channels for modifying commands
US8055816B2 (en) 2009-04-09 2011-11-08 Micron Technology, Inc. Memory controllers, memory systems, solid state drives and methods for processing a number of commands
DE102009016742B4 (de) 2009-04-09 2011-03-10 Technische Universität Braunschweig Carolo-Wilhelmina Mehrprozessor-Computersystem
US9520180B1 (en) 2014-03-11 2016-12-13 Hypres, Inc. System and method for cryogenic hybrid technology computing and memory

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
JPS54129942A (en) * 1978-03-31 1979-10-08 Fujitsu Ltd Direct transfer system between sub-systems
US4371928A (en) * 1980-04-15 1983-02-01 Honeywell Information Systems Inc. Interface for controlling information transfers between main data processing systems units and a central subsystem
US4646236A (en) * 1981-04-17 1987-02-24 International Business Machines Corp. Pipelined control apparatus with multi-process address storage
US4481572A (en) * 1981-10-13 1984-11-06 Teledyne Industries, Inc. Multiconfigural computers utilizing a time-shared bus
AU559558B2 (en) * 1982-06-30 1987-03-12 Elxsi I/o channel bus
DE3241376A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Dma-steuereinrichtung zur uebertragung von daten zwischen einem datensender und einem datenempfaenger
US4604683A (en) * 1984-12-10 1986-08-05 Advanced Computer Communications Communication controller using multiported random access memory
US4716523A (en) * 1985-06-14 1987-12-29 International Business Machines Corporation Multiple port integrated DMA and interrupt controller and arbitrator
DE3677007D1 (de) * 1986-04-30 1991-02-21 Ibm Hochgeschwindigkeitsleitungsadapter fuer eine uebertragungssteuerung.
JPS6336461A (ja) * 1986-07-31 1988-02-17 Pfu Ltd 汎用チャネル制御方式
US4979104A (en) * 1987-03-31 1990-12-18 Bull Hn Information Systems Inc. Dual microprocessor control system
US4821170A (en) * 1987-04-17 1989-04-11 Tandem Computers Incorporated Input/output system for multiprocessors
JPH01237864A (ja) * 1988-03-18 1989-09-22 Fujitsu Ltd Ｄｍａ転送制御装置
US5175825A (en) * 1990-02-02 1992-12-29 Auspex Systems, Inc. High speed, flexible source/destination data burst direct memory access controller

Also Published As

Publication number Publication date
EP0486145A2 (en) 1992-05-20
EP0486145A3 (en) 1993-12-22
JPH04230557A (ja) 1992-08-19
US5182800A (en) 1993-01-26

Similar Documents

Publication Publication Date Title
BR9104956A (pt) Controlador multi-canal de dma(acesso direto a memoria)para controlar o acesso a memoria de um sistema de processamento de dados
DE69225195D1 (de) Datengesteuertes Verarbeitungssystem
BR9000112A (pt) Sistema de processamento de dados
DE69209670D1 (de) Datenzugriffssystem
DE69312009T2 (de) Datenverarbeitungssystem
BR8200513A (pt) Sistema de processamento de dados
BR8303530A (pt) Sistema de processamento de dados
BR8306051A (pt) Processo de mapeamento de memoria em um sistema de processamento de dados
DE69322057T2 (de) Verteiltes Datenverarbeitungssystem
BR8107582A (pt) Sistema de processamento de dados
ATE81220T1 (de) Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung.
DE69324839D1 (de) Datenverarbeitungssystem
DE59209731D1 (de) Datenverarbeitungsanlage mit Zugriffsschutz
AU8345391A (en) A data processing system including a memory controller for direct or interleave memory accessing
DE4294540T1 (de) Datenverarbeitungssystem
DE69321167D1 (de) Datenverarbeitungssystem
BR8707421A (pt) Sistema para controlar o acesso a uma memoria de informacoes
BR9103526A (pt) Sistemas de processamento digital dotado de meios melhorados para controle de transferencias de dados a partir de drams de modalidade de pagina
DE69320915D1 (de) Datenverarbeitungssystem
BR8304954A (pt) Sistema de processamento de dados
DE69123014D1 (de) Steuergerät für peripheres Datenverarbeitungssystem
DE69228293D1 (de) Paralleles Datenverarbeitungssteuerungssystem
BR8700153A (pt) Processo de operacao de um sistema de processamento de dados mediante a utilizacao de memoria virtual
DE69126504D1 (de) Informationsverarbeitungssystemsteuerung
KR890702114A (ko) 데이타 처리 시스템 및 내장 프로그램 제어기 장치

Legal Events

Date Code Title Description
KF Request for proof of payment of annual fee
FD5 Application fees: dismissal - article 86 of industrial property law