BR8300866A - Dispositivo de circuito de interface - Google Patents

Dispositivo de circuito de interface

Info

Publication number
BR8300866A
BR8300866A BR8300866A BR8300866A BR8300866A BR 8300866 A BR8300866 A BR 8300866A BR 8300866 A BR8300866 A BR 8300866A BR 8300866 A BR8300866 A BR 8300866A BR 8300866 A BR8300866 A BR 8300866A
Authority
BR
Brazil
Prior art keywords
addressed
interface circuit
circuit
present disclosure
generate signals
Prior art date
Application number
BR8300866A
Other languages
English (en)
Inventor
A Ronald Caprio
John P Cyr
Bernard Geaghan
Paul C Kotschenreuther
David J Schanin
Ronald M Salett
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of BR8300866A publication Critical patent/BR8300866A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/277—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault-free response
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Human Computer Interaction (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Filters And Equalizers (AREA)
  • Vehicle Body Suspensions (AREA)
  • Information Transfer Systems (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Conductive Materials (AREA)
  • Communication Cables (AREA)
  • Optical Communication System (AREA)
  • Diaphragms For Electromechanical Transducers (AREA)
  • Networks Using Active Elements (AREA)
  • Mounting Of Printed Circuit Boards And The Like (AREA)
BR8300866A 1982-02-24 1983-02-23 Dispositivo de circuito de interface BR8300866A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US35172182A 1982-02-24 1982-02-24

Publications (1)

Publication Number Publication Date
BR8300866A true BR8300866A (pt) 1983-11-16

Family

ID=23382088

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8300866A BR8300866A (pt) 1982-02-24 1983-02-23 Dispositivo de circuito de interface

Country Status (12)

Country Link
EP (1) EP0087368B1 (pt)
JP (1) JPS5932029A (pt)
KR (1) KR880001416B1 (pt)
AT (1) ATE57027T1 (pt)
AU (1) AU560962B2 (pt)
BR (1) BR8300866A (pt)
CA (1) CA1189589A (pt)
DE (1) DE3381897D1 (pt)
DK (1) DK163458C (pt)
FI (1) FI83569C (pt)
IE (1) IE56342B1 (pt)
MX (1) MX152416A (pt)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1005658B (zh) * 1985-02-25 1989-11-01 国际标准电气公司 设备接口控制器
US4724519A (en) * 1985-06-28 1988-02-09 Honeywell Information Systems Inc. Channel number priority assignment apparatus
JPS62239790A (ja) * 1986-04-11 1987-10-20 Matsushita Electric Ind Co Ltd ボタン電話装置
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US5237572A (en) * 1989-04-25 1993-08-17 International Business Machines Corporation Active remote module for the attachment of user equipments to a communication processing unit
US10544963B2 (en) 2016-06-10 2020-01-28 Fluid Handling Llc Field configurable low water cut-offs

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4024505A (en) * 1974-11-18 1977-05-17 Compucorp Interface system for coupling an indeterminate number of peripheral devices to a central processing unit
US3983540A (en) * 1975-09-08 1976-09-28 Honeywell Inc. Rapid bus priority resolution
JPS56121153A (en) * 1980-02-27 1981-09-22 Tamura Electric Works Ltd Self-diagnostic system of electronic apparatus
CA1158775A (en) * 1980-06-04 1983-12-13 Thomas L. Phinney Computer annotation system

Also Published As

Publication number Publication date
AU1178483A (en) 1983-09-01
FI83569C (fi) 1991-07-25
EP0087368B1 (en) 1990-09-26
JPS5932029A (ja) 1984-02-21
EP0087368A2 (en) 1983-08-31
FI830539L (fi) 1983-08-25
MX152416A (es) 1985-07-10
DE3381897D1 (de) 1990-10-31
FI83569B (fi) 1991-04-15
EP0087368A3 (en) 1986-12-10
KR840003854A (ko) 1984-10-04
IE56342B1 (en) 1991-07-03
ATE57027T1 (de) 1990-10-15
IE830389L (en) 1983-08-24
AU560962B2 (en) 1987-04-30
DK163458C (da) 1992-07-20
JPS6143746B2 (pt) 1986-09-29
FI830539A0 (fi) 1983-02-17
DK76083A (da) 1983-08-25
CA1189589A (en) 1985-06-25
KR880001416B1 (en) 1988-08-01
DK163458B (da) 1992-03-02
DK76083D0 (da) 1983-02-22

Similar Documents

Publication Publication Date Title
DE3582277D1 (de) Datenverarbeitungsapparat mit einem ein-/ausgabesteuergeraet zur unterbrechungssteuerung.
MX152949A (es) Arreglo mejorado de circuito de interfaz intercambiable
DE3367131D1 (en) Data input device for an information processor
SE8304501L (sv) Anordning for bildande av en information och/eller instruktion avsedd att matas in i en datamaskins programminne
ES8405970A1 (es) Dispositivo de interrupciones de entrada-salida en una instalacion de tratamiento de datos
BR8300866A (pt) Dispositivo de circuito de interface
DE3482997D1 (de) Vorrichtung zur computerspeicherzugriffssteuerung.
DE3166621D1 (en) Electronic adapting circuit for taking in diagnostic information from an electronic control device
FR1354839A (fr) Système de transmission de données à correction automatique d'erreurs
JPS5710846A (en) Information processing equipment
FR1383788A (fr) Système de transmission de données à correction automatique d'erreurs
JPS56121124A (en) Bus control system
JPS5386140A (en) Automatic altering device for priority
DE3381525D1 (de) Vorrichtung zur mikroprogramm-steuerung eines informationstransfers und verfahren zu ihrem betrieb.
JPS57109024A (en) Interface controlling system
JPS52125240A (en) Data arrangement control system
JPS57176471A (en) Information processing system
JPS5781637A (en) Input/output circuit
JPS5759221A (en) Dma transfer controlling system
JPS546429A (en) Semiconductor memory device
JPS5771029A (en) Data device
FR1380459A (fr) Dispositif automatique de commandes à cycles déterminés, interchangeables et modifiables à volonté
FR1318618A (fr) Système de liaison télégraphique à correction automatique d'erreurs
JPS53145508A (en) Subscriber circuit control system
SE8001867L (sv) Skyddsstyranordning for elektriskt kraftsystem

Legal Events

Date Code Title Description
MM Lapse due to non-payment of fees (art. 50)
B15K Others concerning applications: alteration of classification

Ipc: G06F 11/277 (2006.01), G06F 12/06 (2006.0