BR112017011765A2 - sistemas e métodos para fornecer latência melhorada em uma arquitetura de memória não uniforme - Google Patents

sistemas e métodos para fornecer latência melhorada em uma arquitetura de memória não uniforme

Info

Publication number
BR112017011765A2
BR112017011765A2 BR112017011765A BR112017011765A BR112017011765A2 BR 112017011765 A2 BR112017011765 A2 BR 112017011765A2 BR 112017011765 A BR112017011765 A BR 112017011765A BR 112017011765 A BR112017011765 A BR 112017011765A BR 112017011765 A2 BR112017011765 A2 BR 112017011765A2
Authority
BR
Brazil
Prior art keywords
volatile memory
soc
local volatile
memory device
electrically coupled
Prior art date
Application number
BR112017011765A
Other languages
English (en)
Portuguese (pt)
Inventor
Tamio Chun Dexter
Arthur Molloy Stephen
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112017011765A2 publication Critical patent/BR112017011765A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1072—Decentralised address translation, e.g. in distributed shared memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G06F2212/1024—Latency reduction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/25—Using a specific main memory architecture
    • G06F2212/254—Distributed memory
    • G06F2212/2542—Non-uniform memory access [NUMA] architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/657—Virtual address space management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
BR112017011765A 2014-12-04 2015-11-20 sistemas e métodos para fornecer latência melhorada em uma arquitetura de memória não uniforme BR112017011765A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/560,450 US9542333B2 (en) 2014-12-04 2014-12-04 Systems and methods for providing improved latency in a non-uniform memory architecture
PCT/US2015/061989 WO2016089632A1 (en) 2014-12-04 2015-11-20 Systems and methods for providing improved latency in a non-uniform memory architecture

Publications (1)

Publication Number Publication Date
BR112017011765A2 true BR112017011765A2 (pt) 2018-02-20

Family

ID=54834930

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112017011765A BR112017011765A2 (pt) 2014-12-04 2015-11-20 sistemas e métodos para fornecer latência melhorada em uma arquitetura de memória não uniforme

Country Status (9)

Country Link
US (1) US9542333B2 (enExample)
EP (1) EP3227787B1 (enExample)
JP (1) JP6676052B2 (enExample)
KR (1) KR20170091102A (enExample)
CN (1) CN107111560B (enExample)
BR (1) BR112017011765A2 (enExample)
CA (1) CA2964303A1 (enExample)
TW (1) TW201633151A (enExample)
WO (1) WO2016089632A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9575881B2 (en) 2014-12-04 2017-02-21 Qualcomm Incorporated Systems and methods for providing improved latency in a non-uniform memory architecture
US11157416B2 (en) * 2020-02-27 2021-10-26 Micron Technology, Inc. Firmware loading for a memory controller
CN111782411A (zh) * 2020-07-02 2020-10-16 江苏华创微系统有限公司 在numa系统中提升抢锁操作公平性的方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07182298A (ja) * 1993-12-22 1995-07-21 Canon Inc 情報処理方法及び装置
US5897664A (en) 1996-07-01 1999-04-27 Sun Microsystems, Inc. Multiprocessor system having mapping table in each node to map global physical addresses to local physical addresses of page copies
JPH10312338A (ja) * 1997-05-13 1998-11-24 Toshiba Corp メモリ制御装置、及びメモリ制御方法
US6049853A (en) 1997-08-29 2000-04-11 Sequent Computer Systems, Inc. Data replication across nodes of a multiprocessor computer system
US6167437A (en) 1997-09-02 2000-12-26 Silicon Graphics, Inc. Method, system, and computer program product for page replication in a non-uniform memory access system
JP2001515244A (ja) 1997-09-05 2001-09-18 サン・マイクロシステムズ・インコーポレーテッド スケーリング可能な共用メモリ・マルチプロセッサ・システム
US6785783B2 (en) 2000-11-30 2004-08-31 International Business Machines Corporation NUMA system with redundant main memory architecture
US6871219B2 (en) 2001-03-07 2005-03-22 Sun Microsystems, Inc. Dynamic memory placement policies for NUMA architecture
US7765381B2 (en) 2003-04-04 2010-07-27 Oracle America, Inc. Multi-node system in which home memory subsystem stores global to local address translation information for replicating nodes
EP1611513B1 (en) 2003-04-04 2010-12-15 Oracle America, Inc. Multi-node system in which global address generated by processing subsystem includes global to local translation information
US8417913B2 (en) * 2003-11-13 2013-04-09 International Business Machines Corporation Superpage coalescing which supports read/write access to a new virtual superpage mapping during copying of physical pages
US7921261B2 (en) 2007-12-18 2011-04-05 International Business Machines Corporation Reserving a global address space
DE202009019139U1 (de) * 2008-12-22 2017-01-20 Google Inc. Asynchron verteilte Deduplizierung für replizierte inhaltsadressierte Speichercluster
US8451281B2 (en) 2009-06-23 2013-05-28 Intel Corporation Shared virtual memory between a host and discrete graphics device in a computing system
US8392736B2 (en) * 2009-07-31 2013-03-05 Hewlett-Packard Development Company, L.P. Managing memory power usage
US8924685B2 (en) * 2010-05-11 2014-12-30 Qualcomm Incorporated Configuring surrogate memory accessing agents using non-priviledged processes
JP5664347B2 (ja) * 2011-03-04 2015-02-04 ソニー株式会社 仮想メモリシステム、仮想メモリの制御方法、およびプログラム
US8560757B2 (en) 2011-10-25 2013-10-15 Cavium, Inc. System and method to reduce memory access latencies using selective replication across multiple memory ports
CN103257929B (zh) * 2013-04-18 2016-03-16 中国科学院计算技术研究所 一种虚拟机内存映射方法及系统
US9361233B2 (en) * 2013-12-20 2016-06-07 Intel Corporation Method and apparatus for shared line unified cache
US9558041B2 (en) * 2014-09-05 2017-01-31 Telefonaktiebolaget L M Ericsson (Publ) Transparent non-uniform memory access (NUMA) awareness
US9575881B2 (en) 2014-12-04 2017-02-21 Qualcomm Incorporated Systems and methods for providing improved latency in a non-uniform memory architecture

Also Published As

Publication number Publication date
TW201633151A (zh) 2016-09-16
KR20170091102A (ko) 2017-08-08
JP2018502379A (ja) 2018-01-25
CN107111560A (zh) 2017-08-29
EP3227787B1 (en) 2020-03-04
CA2964303A1 (en) 2016-06-09
JP6676052B2 (ja) 2020-04-08
WO2016089632A1 (en) 2016-06-09
CN107111560B (zh) 2021-01-08
US9542333B2 (en) 2017-01-10
US20160162415A1 (en) 2016-06-09
EP3227787A1 (en) 2017-10-11

Similar Documents

Publication Publication Date Title
MX2016007844A (es) Metodo de procesamiento de recursos, sistema operativo y dispositivo.
BR112017022547A2 (pt) método para acessar memória estendida, dispositivo e sistema
BR112015028634A2 (pt) sistema e método para camada de tradução flash de alto desempenho e baixo custo
BR112016015416A2 (pt) Aparelho, método, e sistema para a geração de uma assinatura digital
BR112018069030A2 (pt) proteção de dados que utiliza vistas de recursos visuais
WO2016109154A8 (en) Trusted computing
BR112015003786A2 (pt) redimensionamento de uma instância de máquina virtual
WO2014028109A3 (en) Memory sharing via a unified memory architecture
BR112018014982A8 (pt) Conduzir transações usando dispositivos eletrônicos com credenciais não nativas
CL2017002847A1 (es) Sistema y método para extraer y compartir datos de usuario relacionados con la aplicación.
CL2017002839A1 (es) Manejo de compromisos y solicitudes extraídas de comunicaciones y contenido
JP2016536679A5 (enExample)
BR112017009045B1 (pt) Método de acesso de recurso de armazenamento suportado por virtualização de entrada/saída de raiz única sr-iov, controlador de armazenamento suportado por virtualização de entrada/saída de raiz única e dispositivo de armazenamento
BR112017005824A2 (pt) método, e, dispositivo móvel.
BR112017027915A2 (pt) método e aparelho de processamento de dados e dispositivo flash
JP2016510471A5 (enExample)
BR112018006098A2 (pt) sistemas e métodos para processamento de vídeo
BR112015013917A2 (pt) método, unidade de computação, e sistema
GB2555340A (en) Protection of sensitive data
BR112014014336A8 (pt) Método implementado por computador para dinamicamente distribuir dados e sistema de computador.
BR112015032790A2 (pt) sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráfica
MX395008B (es) Espacio de direccion virtual de anfitrion para almacenamiento de control de interfaz segura
WO2012140668A3 (en) Usb virtualization
BR112017025625A2 (pt) reordenação de transação e tradução com multi-thread para unidades de gerenciamento de memória
TW200617692A (en) System and method for passing information from one device driver to another

Legal Events

Date Code Title Description
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 7A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2697 DE 13/09/2022.