BR112015032790A2 - sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráfica - Google Patents
sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráficaInfo
- Publication number
- BR112015032790A2 BR112015032790A2 BR112015032790A BR112015032790A BR112015032790A2 BR 112015032790 A2 BR112015032790 A2 BR 112015032790A2 BR 112015032790 A BR112015032790 A BR 112015032790A BR 112015032790 A BR112015032790 A BR 112015032790A BR 112015032790 A2 BR112015032790 A2 BR 112015032790A2
- Authority
- BR
- Brazil
- Prior art keywords
- gpu
- processing unit
- access control
- graphics processing
- command processor
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/74—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information operating in dual or compartmented mode, i.e. at least one secure mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F2221/2113—Multi-level security, e.g. mandatory access control
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Storage Device Security (AREA)
- Image Generation (AREA)
Abstract
1/1 resumo "sistema e método para fornecimento de controle de acesso seguro a uma unidade de processamento gráfica" sistemas, métodos e programas de computador são descritos para fornecer o controle de acesso seguro para uma unidade de processamento gráfico (gpu). um sistema inclui uma gpu, uma pluralidade de interfaces de programação de gpu, e um processador de comando. cada interface de programação de gpu é dinamicamente designada para uma zona diferente dentre a pluralidade de zonas de segurança. cada interface de programação de gpu é configurada para receber pedidos de trabalho emitidos por um ou mais aplicativos associados com a zona de segurança correspondente. os pedidos de trabalho compreendem instruções a serem executadas pela gpu. o processador de comando está em comunicação com a pluralidade de interfaces de programação de gpu. o processador de comando é configurado para controlar a execução dos pedidos de trabalho recebidos pela pluralidade de interfaces de programação de gpu utilizando regiões de memória segura separadas. cada região de memória segura é alocada a uma dentre a pluralidade de zonas de segurança.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361841881P | 2013-07-01 | 2013-07-01 | |
US14/014,032 US9507961B2 (en) | 2013-07-01 | 2013-08-29 | System and method for providing secure access control to a graphics processing unit |
PCT/US2014/044776 WO2015002851A1 (en) | 2013-07-01 | 2014-06-30 | System and method for providing secure access control to a graphics processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112015032790A2 true BR112015032790A2 (pt) | 2017-07-25 |
Family
ID=52115146
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112015032790A BR112015032790A2 (pt) | 2013-07-01 | 2014-06-30 | sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráfica |
Country Status (8)
Country | Link |
---|---|
US (1) | US9507961B2 (pt) |
EP (1) | EP3017396B1 (pt) |
JP (1) | JP2016524257A (pt) |
KR (1) | KR20160025554A (pt) |
CN (1) | CN105393258B (pt) |
BR (1) | BR112015032790A2 (pt) |
CA (1) | CA2912929A1 (pt) |
WO (1) | WO2015002851A1 (pt) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014052551A1 (en) | 2012-09-28 | 2014-04-03 | Cepheid | Methods for dna and rna extraction from fixed paraffin-embedded tissue samples |
FR3026207B1 (fr) * | 2014-09-22 | 2018-08-17 | Prove & Run | Terminal a affichage securise |
US11055806B2 (en) * | 2015-02-27 | 2021-07-06 | Advanced Micro Devices, Inc. | Method and apparatus for directing application requests for rendering |
US10102391B2 (en) * | 2015-08-07 | 2018-10-16 | Qualcomm Incorporated | Hardware enforced content protection for graphics processing units |
US9767320B2 (en) * | 2015-08-07 | 2017-09-19 | Qualcomm Incorporated | Hardware enforced content protection for graphics processing units |
US10127627B2 (en) * | 2015-09-23 | 2018-11-13 | Intel Corporation | Mapping graphics resources to linear arrays using a paging system |
WO2017062541A1 (en) | 2015-10-06 | 2017-04-13 | Carnegie Mellon University | Method and apparatus for trusted display on untrusted computing platforms to secure applications |
US10471543B2 (en) * | 2015-12-15 | 2019-11-12 | Lawrence Livermore National Security, Llc | Laser-assisted additive manufacturing |
US10089272B2 (en) * | 2016-02-22 | 2018-10-02 | Dell Products, Lp | Data-category switch module in the control plane for use with internet of things devices |
US10628611B2 (en) | 2016-11-04 | 2020-04-21 | Qualcomm Incorporated | Exclusive execution environment within a system-on-a-chip computing system |
US10848483B2 (en) * | 2016-12-08 | 2020-11-24 | Ricoh Company, Ltd. | Shared terminal, communication system, and display control method, and recording medium |
US10387679B2 (en) | 2017-01-06 | 2019-08-20 | Capitalogix Ip Owner, Llc | Secure intelligent networked architecture with dynamic feedback |
EP3355188B1 (en) | 2017-01-31 | 2021-08-25 | OpenSynergy GmbH | Instrument display on a car dashboard by checking frames of a gui by a realtime os |
US20200293695A1 (en) * | 2017-07-12 | 2020-09-17 | Nec Corporation | Right determination system, secure device, determination device, right management method, and right determination program |
US11295008B2 (en) * | 2019-02-13 | 2022-04-05 | Nec Corporation | Graphics processing unit accelerated trusted execution environment |
DE112020003881T8 (de) * | 2019-08-16 | 2022-06-09 | Fiduciaedge Technologies Co., Ltd. | System und verfahren zur durchführung von trusted computing mit fernbescheinigung und informationsisolierung auf heterogenen prozessoren über eine offene verbindung |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7007025B1 (en) | 2001-06-08 | 2006-02-28 | Xsides Corporation | Method and system for maintaining secure data input and output |
US7203310B2 (en) * | 2001-12-04 | 2007-04-10 | Microsoft Corporation | Methods and systems for cryptographically protecting secure content |
US7421694B2 (en) | 2003-02-18 | 2008-09-02 | Microsoft Corporation | Systems and methods for enhancing performance of a coprocessor |
US7673304B2 (en) | 2003-02-18 | 2010-03-02 | Microsoft Corporation | Multithreaded kernel for graphics processing unit |
US7444523B2 (en) | 2004-08-27 | 2008-10-28 | Microsoft Corporation | System and method for using address bits to signal security attributes of data in the address space |
US8954751B2 (en) * | 2004-10-08 | 2015-02-10 | International Business Machines Corporation | Secure memory control parameters in table look aside buffer data fields and support memory array |
JP3965408B2 (ja) * | 2004-12-28 | 2007-08-29 | イーストラテジー株式会社 | デジタルコンテンツデータ提供システム |
TWI322354B (en) * | 2005-10-18 | 2010-03-21 | Via Tech Inc | Method and system for deferred command issuing in a computer system |
US8766995B2 (en) * | 2006-04-26 | 2014-07-01 | Qualcomm Incorporated | Graphics system with configurable caches |
US20100031342A1 (en) * | 2007-04-12 | 2010-02-04 | Honeywell International, Inc | Method and system for providing secure video data transmission and processing |
US8269780B2 (en) * | 2007-06-07 | 2012-09-18 | Apple Inc. | Batching graphics operations with time stamp tracking |
US8393008B2 (en) * | 2008-05-21 | 2013-03-05 | Microsoft Corporation | Hardware-based output protection of multiple video streams |
US9405931B2 (en) * | 2008-11-14 | 2016-08-02 | Dell Products L.P. | Protected information stream allocation using a virtualized platform |
EP2513789B1 (en) * | 2009-12-14 | 2019-10-23 | Citrix Systems, Inc. | A secure virtualization environment bootable from an external media device |
JP5699755B2 (ja) * | 2011-03-31 | 2015-04-15 | 富士通株式会社 | 割当方法、割当装置、および割当プログラム |
US8562441B1 (en) | 2011-05-03 | 2013-10-22 | Zynga Inc. | Secure, parallel, and independent script execution |
US8943330B2 (en) * | 2011-05-10 | 2015-01-27 | Qualcomm Incorporated | Apparatus and method for hardware-based secure data processing using buffer memory address range rules |
US9727385B2 (en) * | 2011-07-18 | 2017-08-08 | Apple Inc. | Graphical processing unit (GPU) implementing a plurality of virtual GPUs |
GB2501274B (en) * | 2012-04-17 | 2020-05-13 | Advanced Risc Mach Ltd | Management of data processing security in a secondary processor |
GB2501470B (en) * | 2012-04-17 | 2020-09-16 | Advanced Risc Mach Ltd | Management of data processing security in a secondary processor |
US8931108B2 (en) * | 2013-02-18 | 2015-01-06 | Qualcomm Incorporated | Hardware enforced content protection for graphics processing units |
-
2013
- 2013-08-29 US US14/014,032 patent/US9507961B2/en active Active
-
2014
- 2014-06-30 EP EP14745272.6A patent/EP3017396B1/en active Active
- 2014-06-30 CA CA2912929A patent/CA2912929A1/en not_active Abandoned
- 2014-06-30 CN CN201480037591.8A patent/CN105393258B/zh active Active
- 2014-06-30 JP JP2016524277A patent/JP2016524257A/ja not_active Ceased
- 2014-06-30 KR KR1020167000555A patent/KR20160025554A/ko not_active Application Discontinuation
- 2014-06-30 WO PCT/US2014/044776 patent/WO2015002851A1/en active Application Filing
- 2014-06-30 BR BR112015032790A patent/BR112015032790A2/pt not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
CN105393258B (zh) | 2018-05-25 |
EP3017396B1 (en) | 2017-10-11 |
CA2912929A1 (en) | 2015-01-08 |
KR20160025554A (ko) | 2016-03-08 |
EP3017396A1 (en) | 2016-05-11 |
WO2015002851A1 (en) | 2015-01-08 |
US9507961B2 (en) | 2016-11-29 |
US20150002523A1 (en) | 2015-01-01 |
JP2016524257A (ja) | 2016-08-12 |
CN105393258A (zh) | 2016-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112015032790A2 (pt) | sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráfica | |
JP2016524257A5 (pt) | ||
EP4310685A3 (en) | Gpu virtualisation | |
BR112018074347A8 (pt) | Método realizado por um sistema operacional de host executando em um dispositivo de host, dispositivo e produto de programa de computador | |
WO2016118033A3 (en) | Systems and methods for exposing a result of a current processor instruction upon exiting a virtual machine | |
WO2014028109A3 (en) | Memory sharing via a unified memory architecture | |
BR112016029552A2 (pt) | sistema e produto de programa de computador para o planejamento inverso de tratamento com radiação | |
BR112017010075A2 (pt) | processadores, métodos, sistemas e instruções de ajuste de coordenada de morton | |
BR112016020148A8 (pt) | método, produto de programa de computador e sistema para gerenciamento de recursos com base em perfis de utilização de recurso específicos para dispositivo ou específicos para usuário". | |
EP2657879A3 (en) | Security controlled multi-processor system | |
WO2015166211A3 (en) | Access control and code scheduling | |
BR112018069030A2 (pt) | proteção de dados que utiliza vistas de recursos visuais | |
WO2016109154A8 (en) | Trusted computing | |
BR112014031470A8 (pt) | sistema de computador hospedeiro de virtualização, método implementado em um sistema de computador e dispositivo de armazenamento | |
WO2015108708A3 (en) | Unified memory systems and methods | |
BR112014031579A2 (pt) | gerenciamento de tarefa de máquina virtual intermediário | |
GB2526731A (en) | A method and apparatus for interrupt handling | |
BR112015003472A2 (pt) | sistema de apoio para anotação, método de provisão de apoio para anotação, e meio de leitura por computador não temporário que carrega o software que controla um ou mais processadores para realizar o método | |
GB2523280A (en) | Controlling access to groups of memory pages in a virtualized environment | |
BR112015022863A2 (pt) | método e sistema de controle de múltiplas entradas e dispositivo eletrônico que suporta os mesmos | |
BR112013006488A2 (pt) | técnicas de comunicação entre processadores em uma plataforma de computação com múltiplos processadores. | |
BR112015024300A2 (pt) | sistema de planejamento de terapia para tratamento de um alvo interno de um paciente, método de aplicação de terapia para tratamento de um alvo interno de um paciente, um ou mais processadores programados para controlar o tratamento de uma parte interna de um paciente, mídia legível por computador não temporária, e sistema de aplicação de terapia para tratamento de um alvo interno de um paciente | |
EA201990877A1 (ru) | Структура сертифицируемой системы управления с постоянными параметрами для приложений жесткого реального времени, критических с точки зрения безопасности, в системах бортового радиоэлектронного оборудования, с использованием многоядерных процессоров | |
BR112013008055A2 (pt) | método e sistema para aceleração computacional do processamento de dados sísmicos | |
EP2889777A3 (en) | Modifying memory permissions in a secure processing environment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06F | Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette] | ||
B06U | Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette] | ||
B11B | Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements | ||
B350 | Update of information on the portal [chapter 15.35 patent gazette] |