BR112017008407A8 - Método de gerenciamento de sistema de cpu e múltiplas cpus - Google Patents

Método de gerenciamento de sistema de cpu e múltiplas cpus

Info

Publication number
BR112017008407A8
BR112017008407A8 BR112017008407A BR112017008407A BR112017008407A8 BR 112017008407 A8 BR112017008407 A8 BR 112017008407A8 BR 112017008407 A BR112017008407 A BR 112017008407A BR 112017008407 A BR112017008407 A BR 112017008407A BR 112017008407 A8 BR112017008407 A8 BR 112017008407A8
Authority
BR
Brazil
Prior art keywords
cpu
group
management method
system management
ncs
Prior art date
Application number
BR112017008407A
Other languages
English (en)
Other versions
BR112017008407A2 (pt
BR112017008407B1 (pt
Inventor
Liu Gang
Chen Ben
Cao Liwei
Original Assignee
Huawei Tech Co Ltd
Xfusion Digital Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Tech Co Ltd, Xfusion Digital Tech Co Ltd filed Critical Huawei Tech Co Ltd
Publication of BR112017008407A2 publication Critical patent/BR112017008407A2/pt
Publication of BR112017008407A8 publication Critical patent/BR112017008407A8/pt
Publication of BR112017008407B1 publication Critical patent/BR112017008407B1/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G06F11/0724—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU] in a multiprocessor or a multi-core unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G06F15/17343—Direct connection machines, e.g. completely connected computers, point to point communication networks wherein the interconnection is dynamically configurable, e.g. having loosely coupled nearest neighbor architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors

Abstract

A presente invenção fornece um sistema de múltiplas CPUs, em que o sistema de múltiplas CPUs inclui: pelo menos dois domínios de Interconexão de Caminho Rápido QPI, um primeiro grupo de NC de controlador de nó e um segundo grupo de NC de controlador de nó; de acordo com uma configuração de rota de CPU, há pelo menos uma CPU que pode acessar uma CPU em outro domínio de QPI com o uso do primeiro grupo de NC; e há pelo menos uma CPU que pode acessar uma CPU em outro domínio de QPI com o uso do segundo grupo de NC. De acordo com essa topologia, o hot swap de um NC pode ser implantado enquanto o sistema está levemente afetado.
BR112017008407-4A 2015-12-29 2015-12-29 Método de gerenciamento de sistema de cpu e múltiplas cpus BR112017008407B1 (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/099589 WO2017113128A1 (zh) 2015-12-29 2015-12-29 一种cpu及多cpu系统管理方法

Publications (3)

Publication Number Publication Date
BR112017008407A2 BR112017008407A2 (pt) 2017-12-19
BR112017008407A8 true BR112017008407A8 (pt) 2022-10-18
BR112017008407B1 BR112017008407B1 (pt) 2023-04-04

Family

ID=57216272

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112017008407-4A BR112017008407B1 (pt) 2015-12-29 2015-12-29 Método de gerenciamento de sistema de cpu e múltiplas cpus

Country Status (12)

Country Link
US (1) US11138147B2 (pt)
EP (2) EP3575977A1 (pt)
JP (1) JP6536677B2 (pt)
KR (1) KR102092660B1 (pt)
CN (2) CN111427827B (pt)
AU (1) AU2015412144B2 (pt)
BR (1) BR112017008407B1 (pt)
CA (1) CA2965982C (pt)
RU (1) RU2658884C1 (pt)
SG (1) SG11201703261WA (pt)
WO (1) WO2017113128A1 (pt)
ZA (1) ZA201702790B (pt)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105700975B (zh) * 2016-01-08 2019-05-24 华为技术有限公司 一种中央处理器cpu热移除、热添加方法及装置
CN108701117B (zh) * 2017-05-04 2022-03-29 华为技术有限公司 互连系统、互连控制方法和装置
JP7068681B2 (ja) * 2017-06-02 2022-05-17 国立大学法人東京海洋大学 生殖細胞追跡用抗体
CN107396586A (zh) * 2017-07-27 2017-11-24 郑州云海信息技术有限公司 一种减少背板层叠的upi互连系统
CN107526617B (zh) * 2017-09-04 2020-12-29 井冈山电器有限公司 一种cpu更新方法及系统
CN108182163B (zh) * 2018-01-02 2021-03-02 苏州浪潮智能科技有限公司 一种计算板级热插拔控制装置及控制方法
US11016822B1 (en) * 2018-04-03 2021-05-25 Xilinx, Inc. Cascade streaming between data processing engines in an array
CN112540941A (zh) * 2019-09-21 2021-03-23 华为技术有限公司 一种数据转发芯片及服务器
CN114090095B (zh) * 2022-01-19 2022-05-24 苏州浪潮智能科技有限公司 一种多路服务器中cpu的bios加载方法及相关组件

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6516429B1 (en) * 1999-11-04 2003-02-04 International Business Machines Corporation Method and apparatus for run-time deconfiguration of a processor in a symmetrical multi-processing system
JP2002197073A (ja) * 2000-12-25 2002-07-12 Hitachi Ltd キャッシュ一致制御装置
US7477612B2 (en) * 2002-03-15 2009-01-13 Broadcom Corporation Topology discovery process and mechanism for a network of managed devices
US7483370B1 (en) * 2003-12-22 2009-01-27 Extreme Networks, Inc. Methods and systems for hitless switch management module failover and upgrade
JP2007011580A (ja) * 2005-06-29 2007-01-18 Toshiba Corp 情報処理装置
US7599302B2 (en) * 2005-07-19 2009-10-06 Cisco Technology, Inc. Dynamic enforcement of MPLS-TE inter-domain policy and QoS
US7761538B2 (en) * 2006-08-30 2010-07-20 Microsoft Corporation Dynamically configuring, allocating and deploying computing systems
US20090144476A1 (en) * 2007-12-04 2009-06-04 Xiaohua Cai Hot plug in a link based system
US7730248B2 (en) * 2007-12-13 2010-06-01 Texas Instruments Incorporated Interrupt morphing and configuration, circuits, systems and processes
CN101216815B (zh) * 2008-01-07 2010-11-03 浪潮电子信息产业股份有限公司 一种双翼可扩展多处理器紧耦合共享存储器体系结构
JP5550089B2 (ja) * 2009-03-30 2014-07-16 エヌイーシーコンピュータテクノ株式会社 マルチプロセッサシステム、ノードコントローラ、障害回復方式
US8224955B2 (en) * 2009-05-07 2012-07-17 International Business Machines Corporation Ensuring affinity at all affinity domains by folding at each affinity level possible for a partition spanning multiple nodes
CN101640688B (zh) * 2009-08-20 2014-03-12 中兴通讯股份有限公司 基于cdn的节点主备用控制器切换方法及cdn网络
US20110161592A1 (en) * 2009-12-31 2011-06-30 Nachimuthu Murugasamy K Dynamic system reconfiguration
US20110179311A1 (en) 2009-12-31 2011-07-21 Nachimuthu Murugasamy K Injecting error and/or migrating memory in a computing system
US8677180B2 (en) * 2010-06-23 2014-03-18 International Business Machines Corporation Switch failover control in a multiprocessor computer system
US8656115B2 (en) 2010-08-20 2014-02-18 Intel Corporation Extending a cache coherency snoop broadcast protocol with directory information
CN102141975B (zh) * 2011-04-01 2013-10-09 华为技术有限公司 计算机系统
CN102232218B (zh) 2011-06-24 2013-04-24 华为技术有限公司 计算机子系统和计算机系统
US8856495B2 (en) * 2011-07-25 2014-10-07 International Business Machines Corporation Automatically routing super-compute interconnects
WO2012119369A1 (zh) * 2011-08-02 2012-09-13 华为技术有限公司 基于cc-numa的报文处理方法、装置和系统
CN102449621B (zh) * 2011-08-25 2013-11-06 华为技术有限公司 一种节点控制器链路的切换方法、处理器系统和节点
CN102521201A (zh) 2011-11-16 2012-06-27 刘大可 多核数字信号处理器片上系统及数据传输方法
CN202422104U (zh) * 2012-02-10 2012-09-05 广州瀚阳信息科技有限公司 多屏并行海量信息展示系统
CN103020004B (zh) * 2012-12-14 2015-09-09 杭州华为数字技术有限公司 高速缓存非对称一致性内存访问系统的访问方法和装置
CN103150264B (zh) * 2013-01-18 2014-09-17 浪潮电子信息产业股份有限公司 一种基于扩展型Cache Coherence协议的多级一致性域仿真验证和测试方法
US9256500B2 (en) * 2013-04-12 2016-02-09 Oracle International Corporation Physical domain error isolation and recovery in a multi-domain system
US9361334B2 (en) * 2013-08-23 2016-06-07 Cisco Technology, Inc. Addressing cache coherence in updates to a shared database in a network environment
US10684973B2 (en) 2013-08-30 2020-06-16 Intel Corporation NUMA node peripheral switch
CN103530191B (zh) * 2013-10-18 2017-09-12 杭州华为数字技术有限公司 热点识别处理方法及装置
US9246803B2 (en) * 2014-01-02 2016-01-26 Futurewei Technologies, Inc. Method and apparatus for scalable content routing and mobility in named data networks
CN104811325B (zh) * 2014-01-24 2018-12-25 华为技术有限公司 一种集群节点控制器监控方法、相关装置以及控制器
US9749214B2 (en) * 2014-02-26 2017-08-29 Futurewei Technologies, Inc. Software defined networking (SDN) specific topology information discovery
US9477564B2 (en) * 2014-06-20 2016-10-25 Intel Corporation Method and apparatus for dynamic node healing in a multi-node environment
CN104077375B (zh) * 2014-06-24 2017-09-12 华为技术有限公司 一种cc‑numa系统中节点的错误目录的处理方法和节点
US9762479B2 (en) * 2014-11-10 2017-09-12 Maged E. Beshai Distributed routing control in a vast communication network
CN104899179A (zh) * 2015-04-03 2015-09-09 浪潮电子信息产业股份有限公司 一种基于融合架构的多路服务器qpi扣卡的设计方法
US10050806B2 (en) * 2015-12-07 2018-08-14 Futurewei Technologies, Inc. End-to-end (E2E) tunnel based on shortest point-to-point (P2P) path computation

Also Published As

Publication number Publication date
BR112017008407A2 (pt) 2017-12-19
JP6536677B2 (ja) 2019-07-03
EP3575977A1 (en) 2019-12-04
AU2015412144B2 (en) 2018-11-15
KR102092660B1 (ko) 2020-03-24
SG11201703261WA (en) 2017-08-30
EP3226147B1 (en) 2019-12-04
ZA201702790B (en) 2019-12-18
BR112017008407B1 (pt) 2023-04-04
CA2965982C (en) 2019-02-12
RU2658884C1 (ru) 2018-06-25
JP2018507454A (ja) 2018-03-15
CN106104505B (zh) 2020-02-21
AU2015412144A1 (en) 2017-07-13
US20170364475A1 (en) 2017-12-21
EP3226147A1 (en) 2017-10-04
CA2965982A1 (en) 2017-06-29
CN111427827A (zh) 2020-07-17
CN111427827B (zh) 2023-03-17
EP3226147A4 (en) 2017-12-27
WO2017113128A1 (zh) 2017-07-06
KR20170093116A (ko) 2017-08-14
US11138147B2 (en) 2021-10-05
CN106104505A (zh) 2016-11-09

Similar Documents

Publication Publication Date Title
BR112017008407A8 (pt) Método de gerenciamento de sistema de cpu e múltiplas cpus
BR112016007119A2 (pt) domínios de falha em hardware moderno
BR112015026673A2 (pt) método e sistema para sincronização com vizinho em um grupo de agregação de link com interconexão de rede resiliente distribuída (drni)
BR112016006929A2 (pt) Anticorpo, ácido nucleico, vetor de expressão, célula hospedeira, métodos de preparação de anticorpo, de tratamento de pacientes e de geração de um anticorpo, composição farmacêutica e uso do anticorpo
BR112019006260A2 (pt) método de acesso aleatório implementado por um dispositivo sem fio, método implementado por um nó de rede, dispositivo sem fio, nó de rede, programa de computador, portadora, e, mídia de armazenamento legível por computador não transitória.
BR112018003981A2 (pt) sinalização de controle em um meio de comunicação compartilhado
BR112015015911A2 (pt) modificação de consultas de busca estruturadas em redes sociais em linha direta
BR112018013438A2 (pt) tecnologias de rede
BR112016018708A2 (pt) Sistemas e métodos para transferência conjunta de equipamento de usuário e grupo celular secundário na conectividade dupla lte de 3gpp
BR112016030547A8 (pt) Sistema e método de replicação e de armazenamento distribuído
BR112016015469A2 (pt) Sistema e método para selecionar automaticamente taxa de transmissão em uma rede can
BR112015030590A2 (pt) sistema e método para mapear uma topologia de nível de serviço para uma topologia lógica de plano de dados específica quanto ao serviço
BR112018073039A2 (pt) método de indicação de recurso e dispositivo e sistema relacionados
BR112018012130A2 (pt) dispostivo de processamento de dados, e método para a verificação da integridade de um dispositivo de processamento de dados tendo uma pluralidade de componentes de hardware
BR112015020394A2 (pt) método para segurança de um primeiro programa, e, produto de software de computador
MA38675A1 (fr) Dérivés de nucléosides 4'-fluoro-2'-méthyle substitués utiles pour inhiber la replication de l'hepatite c (hcv)
BR112018076522A8 (pt) Sistema e método para intercalação de canal de memória de módulo ímpar
BR112018007809A2 (pt) composição de agente de resistência a seco, método para melhorar a força a seco de papel, e, uso de uma composição
BR112016003165A2 (pt) método para formação de um grânulo antiespumante
BR112017004693A2 (pt) circuitos de rede de tensão distribuída empregando média de tensão, e sistemas e métodos relacionados
BR102016030970A8 (pt) Aparelho de processamento de matriz
BR112017011541A2 (pt) método para processar solicitação de aquisição de bloqueio e servidor
BR112016025238A2 (pt) manta de não tecido celulósica auto-adesiva e método de fabricação
BR112015014469A2 (pt) método de configuração de um dispositivo de rede para compartilhamento de chave, método para um primeiro dispositivo de rede para determinar uma chave compartilhada, dispositivo de rede configurado para determinar uma chave compartilhada, sistema para configurar um dispositivo de rede para compartilhamento de chave e programa de computador
BR112018077404A8 (pt) Sistema e método de marcação em grupo baseados na aprendizagem

Legal Events

Date Code Title Description
B27A Filing of a green patent (patente verde) [chapter 27.1 patent gazette]
B27C Request for a green patent denied [chapter 27.3 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B25A Requested transfer of rights approved

Owner name: XFUSION DIGITAL TECHNOLOGIES CO., LTD. (CN)

B06G Technical and formal requirements: other requirements [chapter 6.7 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 29/12/2015, OBSERVADAS AS CONDICOES LEGAIS