BR112015027135A2 - dispositivo e método de processamento de dados - Google Patents

dispositivo e método de processamento de dados

Info

Publication number
BR112015027135A2
BR112015027135A2 BR112015027135A BR112015027135A BR112015027135A2 BR 112015027135 A2 BR112015027135 A2 BR 112015027135A2 BR 112015027135 A BR112015027135 A BR 112015027135A BR 112015027135 A BR112015027135 A BR 112015027135A BR 112015027135 A2 BR112015027135 A2 BR 112015027135A2
Authority
BR
Brazil
Prior art keywords
bits
code
data processing
data
bit
Prior art date
Application number
BR112015027135A
Other languages
English (en)
Other versions
BR112015027135B1 (pt
Inventor
Michael Lachlan
Yamamoto Makiko
Sven Loghin Muhammad Nabil
Hirayama Yuichi
Shinohara Yuji
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of BR112015027135A2 publication Critical patent/BR112015027135A2/pt
Publication of BR112015027135B1 publication Critical patent/BR112015027135B1/pt

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1131—Scheduling of bit node or check node processing
    • H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1108—Hard decision decoding, e.g. bit flipping, modified or weighted bit flipping
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/19—Single error correction without using particular properties of the cyclic codes, e.g. Hamming codes, extended or generalised Hamming codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/271—Row-column interleaver with permutations, e.g. block interleaving with inter-row, inter-column, intra-row or intra-column permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/35—Unequal or adaptive error protection, e.g. by providing a different level of protection according to significance of source information or by adapting the coding according to the change of transmission channel characteristics
    • H03M13/356—Unequal error protection [UEP]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6552—DVB-T2
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6522—Intended application, e.g. transmission or communication standard
    • H03M13/6555—DVB-C2
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0064—Concatenated codes
    • H04L1/0065—Serial concatenated codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/007—Unequal error protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Multimedia (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

1 / 1 resumo “dispositivo e mã‰todo de processamento de dados” a presente invenã§ã£o refere-se a: um dispositivo de processamento de dados capaz de garantir boa qualidade de comunicaã§ãµes durante a transmissã£o de dados usando cã³digo ldpc; e a um mã©todo de processamento de dados. em um dispositivo de transmissã£o, cada um dos bits b0, b1 e b2 ã© substituã­do por y1, y0 e y2, respectivamente, quando bits de cã³digo de 3 bits armazenados em unidades de armazenamento que tãªm capacidade de armazenamento de 3 x 16.200/3 bits e lidos um bit de cada vez a partir de cada unidade de armazenamento forem atribuã­dos a um sã­mbolo, durante a substituiã§ã£o dos bits de cã³digo para cã³digo ldpc que tem um comprimento de cã³digo de 16.200 bits e uma taxa de codificaã§ã£o de 7/15 com bits de sã­mbolo para sã­mbolos correspondentes a qualquer um dentre oito pontos de sinal prescritos por 8psk. as posiã§ãµes de bits de cã³digo substituã­dos, obtidos a partir de dados enviados pelo dispositivo de transmissã£o, sã£o retornadas para as posiã§ãµes originais. a presente invenã§ã£o ã© aplicã¡vel, por exemplo, em transmissã£o de dados, etc., usando cã³digo ldpc
BR112015027135-9A 2013-05-02 2014-04-21 Dispositivo e método de processamento de dados BR112015027135B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013096993 2013-05-02
JP2013-096993 2013-05-02
PCT/JP2014/061153 WO2014178297A1 (ja) 2013-05-02 2014-04-21 データ処理装置、及びデータ処理方法

Publications (2)

Publication Number Publication Date
BR112015027135A2 true BR112015027135A2 (pt) 2017-07-25
BR112015027135B1 BR112015027135B1 (pt) 2022-02-15

Family

ID=51843431

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112015027135-9A BR112015027135B1 (pt) 2013-05-02 2014-04-21 Dispositivo e método de processamento de dados

Country Status (11)

Country Link
US (1) US9806742B2 (pt)
EP (1) EP2993792B1 (pt)
JP (1) JP6229900B2 (pt)
CN (1) CN105164925B (pt)
AU (1) AU2014260826C1 (pt)
BR (1) BR112015027135B1 (pt)
CA (1) CA2909305C (pt)
HU (1) HUE059575T2 (pt)
MX (1) MX354314B (pt)
RU (1) RU2656723C2 (pt)
WO (1) WO2014178297A1 (pt)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6229901B2 (ja) * 2013-05-02 2017-11-22 ソニー株式会社 データ処理装置、及びデータ処理方法
RU2658791C2 (ru) 2013-05-02 2018-06-22 Сони Корпорейшн Устройство обработки данных и способ обработки данных
KR102240748B1 (ko) * 2015-01-20 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 qpsk를 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240745B1 (ko) * 2015-01-20 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 4/15인 ldpc 부호어 및 qpsk를 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
KR102240736B1 (ko) * 2015-01-27 2021-04-16 한국전자통신연구원 길이가 64800이며, 부호율이 3/15인 ldpc 부호어 및 64-심볼 맵핑을 위한 비트 인터리버 및 이를 이용한 비트 인터리빙 방법
US10855416B2 (en) * 2017-11-16 2020-12-01 Mediatek Inc. Segmentation of control payload for channel encoding

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BRPI0205528B1 (pt) * 2001-06-09 2017-06-06 Samsung Electronics Co Ltd método e aparelho para o mapeamento de um fluxo de bits
JP3823315B2 (ja) * 2002-05-07 2006-09-20 ソニー株式会社 符号化装置及び符号化方法、並びに復号装置及び復号方法
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
KR100809619B1 (ko) * 2003-08-26 2008-03-05 삼성전자주식회사 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법
CN100452928C (zh) * 2003-12-25 2009-01-14 西安电子科技大学 混合递归网格空时码的编码方法
CA2664918C (en) * 2006-10-26 2014-06-03 Qualcomm Incorporated Coding schemes for wireless communication transmissions
US8145971B2 (en) * 2006-11-29 2012-03-27 Mediatek Inc. Data processing systems and methods for processing digital data with low density parity check matrix
US8234538B2 (en) * 2007-04-26 2012-07-31 Nec Laboratories America, Inc. Ultra high-speed optical transmission based on LDPC-coded modulation and coherent detection for all-optical network
TWI410055B (zh) * 2007-11-26 2013-09-21 Sony Corp Data processing device, data processing method and program product for performing data processing method on computer
RU2440669C1 (ru) * 2007-12-13 2012-01-20 Нек Корпорейшн Устройство декодирования, устройство хранения данных, система обмена данными и способ декодирования
ITTO20080472A1 (it) * 2008-06-16 2009-12-17 Rai Radiotelevisione Italiana Spa Metodo di elaborazione di segnali digitali e sistema di trasmissione e ricezione che implementa detto metodo
JP5320964B2 (ja) * 2008-10-08 2013-10-23 ソニー株式会社 サイクリックシフト装置、サイクリックシフト方法、ｌｄｐｃ復号装置、テレビジョン受像機、及び、受信システム
JP5542580B2 (ja) * 2010-08-25 2014-07-09 日本放送協会 送信装置及び受信装置
JP5648852B2 (ja) * 2011-05-27 2015-01-07 ソニー株式会社 データ処理装置、及び、データ処理方法
JP5664919B2 (ja) * 2011-06-15 2015-02-04 ソニー株式会社 データ処理装置、及び、データ処理方法
EP2536030A1 (en) * 2011-06-16 2012-12-19 Panasonic Corporation Bit permutation patterns for BICM with LDPC codes and QAM constellations
EP2560311A1 (en) 2011-08-17 2013-02-20 Panasonic Corporation Cyclic-block permutations for spatial multiplexing with quasi-cyclic LDPC codes
JP6229901B2 (ja) * 2013-05-02 2017-11-22 ソニー株式会社 データ処理装置、及びデータ処理方法
KR102240220B1 (ko) * 2013-05-02 2021-04-13 소니 주식회사 데이터 처리 장치 및 데이터 처리 방법
RU2658791C2 (ru) * 2013-05-02 2018-06-22 Сони Корпорейшн Устройство обработки данных и способ обработки данных

Also Published As

Publication number Publication date
EP2993792B1 (en) 2022-06-22
MX2015014876A (es) 2016-03-07
EP2993792A4 (en) 2017-04-19
EP2993792A1 (en) 2016-03-09
BR112015027135B1 (pt) 2022-02-15
WO2014178297A1 (ja) 2014-11-06
HUE059575T2 (hu) 2022-12-28
MX354314B (es) 2018-02-26
US9806742B2 (en) 2017-10-31
AU2014260826C1 (en) 2022-07-07
RU2656723C2 (ru) 2018-06-06
AU2014260826A1 (en) 2015-11-12
CA2909305A1 (en) 2014-11-06
US20160049960A1 (en) 2016-02-18
CN105164925B (zh) 2019-04-23
CA2909305C (en) 2022-07-19
AU2014260826B2 (en) 2018-03-29
RU2015145972A (ru) 2017-05-02
CN105164925A (zh) 2015-12-16
JPWO2014178297A1 (ja) 2017-02-23
JP6229900B2 (ja) 2017-11-22
RU2015145972A3 (pt) 2018-03-21

Similar Documents

Publication Publication Date Title
BR112015027135A2 (pt) dispositivo e método de processamento de dados
BR112015027141A2 (pt) dispositivo e método de processamento de dados
BR112019006489A2 (pt) serviço de segurança de iot
BR112014013006A2 (pt) dispositivo para a obtenção de conteúdos por meio da escolha de um protocolo de transporte de acordo com a largura de banda disponível
MX2016000458A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
BR112014005206A8 (pt) Método, dispositivo e sistema para comunicação através de um elemento de índice de perfil de dispositivo
BR112015032505A2 (pt) dispositivo eletrônico, método para autenticar a comunicação de dispositivo eletrônico e meio legível por computador não transitório
MX349019B (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
MX2016010440A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
BR112017014907A2 (pt) técnicas para gerenciar buffers provisórios em comunicações sem fio
BR112015011913A2 (pt) dispositivo de processamento de imagem, e, método de processamento de imagem
BR112015018430A2 (pt) dispositivo e método de processamento de dados
BR112015028094A2 (pt) método e dispositivo, e sistema de decodificação e de codificação de dados em larga escala
MX2016010443A (es) Dispositivo de procesamiento de datos y metodo de procesamiento de datos.
BR112015017046A2 (pt) método e dispositivo para realizar reserva de dados
BR112015010904A2 (pt) aplicações de comunicação
BR112017021982A2 (pt) método, dispositivo de telecomunicações eletrônico, meio de armazenamento legível por computador não transitório.
GB201210995D0 (en) Methods and systems for managing cache memories
RU2015143186A (ru) Устройство сервера, устройство клиент, способ распределения содержания и компьютерная программа
EA201590756A1 (ru) Система сетевого принтера
WO2012135431A3 (en) Mechanisms and techniques for providing cache tags in dynamic random access memory
WO2009088207A3 (en) Apparatus for appending cyclic redundancy check in communication system
BR112015027145A2 (pt) dispositivo e método de processamento de dados
ATE526668T1 (de) Mehrstufen-datenspeicherung
샤리프 et al. Accelerating Soft-Decision Reed-Muller Decoding Using a Graphics Processing Unit

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 21/04/2014, OBSERVADAS AS CONDICOES LEGAIS.