BR0107325A - Sistema e método de processamento de dados, programa de computador, e mìdia de gravação - Google Patents

Sistema e método de processamento de dados, programa de computador, e mìdia de gravação

Info

Publication number
BR0107325A
BR0107325A BR0107325-7A BR0107325A BR0107325A BR 0107325 A BR0107325 A BR 0107325A BR 0107325 A BR0107325 A BR 0107325A BR 0107325 A BR0107325 A BR 0107325A
Authority
BR
Brazil
Prior art keywords
processing
gsms
drawdone
drawnext
merged
Prior art date
Application number
BR0107325-7A
Other languages
English (en)
Inventor
Hitoshi Ebihara
Yuichi Nakamura
Original Assignee
Sony Computer Entertainment Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Computer Entertainment Inc filed Critical Sony Computer Entertainment Inc
Publication of BR0107325A publication Critical patent/BR0107325A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Multi Processors (AREA)
  • Processing Or Creating Images (AREA)
  • Studio Circuits (AREA)
  • Image Generation (AREA)
  • Debugging And Monitoring (AREA)
  • Image Processing (AREA)

Abstract

"SISTEMA E MéTODO DE PROCESSAMENTO DE DADOS, PROGRAMA DE COMPUTADOR, E MìDIA DE GRAVAçãO". Onde a presente invenção apresenta uma tecnologia de processamento de dados para fazer com que duas ou mais unidades de processamento cooperem umas com as outras. De acordo com a presente invenção, os dados de saída das unidades de processamento (GSM) 1 são fundidos por cada sub-MG (de fusão) 3. Os dados de saída dos sub-MGs 3 são fundidos por um MG principal 200 e os dados de saída fundidos são exibidos em uma unidade de exibição DP. A GSM 1 inicia a execução do processamento de desenho atribuído a ela em resposta à recepção de um sinal de habilitação de desenho (DrawNext) e envia, depois da execução do processamento, um sinal de término de desenho (DrawDone). As GSMs às quais o sinal de habilitação de desenho (DrawNext) deve ser enviado e as GSMs das quais o sinal de término de desenho (DrawDone) deve ser recebido são determinadas para cada aplicativo. Um SYNC principal 300 envia o sinal de habilitação de desenho (DrawNext) para as GSMs 1 correspondentes na ordem determinada para o aplicativo em resposta ao recebimento de uma solicitação de processamento, enquanto recebe o sinal de término de desenho (DrawDone) das GSMs 1 correspondentes, de maneira tal que os resultados do processamento são exibidos na unidade de exibição.
BR0107325-7A 2000-10-10 2001-10-09 Sistema e método de processamento de dados, programa de computador, e mìdia de gravação BR0107325A (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000309787 2000-10-10
JP2001306962A JP3688618B2 (ja) 2000-10-10 2001-10-02 データ処理システム及びデータ処理方法、コンピュータプログラム、記録媒体
PCT/JP2001/008862 WO2002031769A1 (fr) 2000-10-10 2001-10-09 Procede et systeme de traitement de donnees, programme informatique, et support enregistre

Publications (1)

Publication Number Publication Date
BR0107325A true BR0107325A (pt) 2002-08-27

Family

ID=26601818

Family Applications (1)

Application Number Title Priority Date Filing Date
BR0107325-7A BR0107325A (pt) 2000-10-10 2001-10-09 Sistema e método de processamento de dados, programa de computador, e mìdia de gravação

Country Status (11)

Country Link
US (1) US7212211B2 (pt)
EP (1) EP1326204B1 (pt)
JP (1) JP3688618B2 (pt)
KR (1) KR20020064928A (pt)
CN (1) CN1236401C (pt)
AU (1) AU9420801A (pt)
BR (1) BR0107325A (pt)
CA (1) CA2392541A1 (pt)
MX (1) MXPA02005310A (pt)
TW (1) TWI244048B (pt)
WO (1) WO2002031769A1 (pt)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7395538B1 (en) 2003-03-07 2008-07-01 Juniper Networks, Inc. Scalable packet processing systems and methods
US20080211816A1 (en) * 2003-07-15 2008-09-04 Alienware Labs. Corp. Multiple parallel processor computer graphics system
US7996585B2 (en) * 2005-09-09 2011-08-09 International Business Machines Corporation Method and system for state tracking and recovery in multiprocessing computing systems
WO2007043130A1 (ja) * 2005-10-03 2007-04-19 Fujitsu Limited 描画装置、半導体集積回路装置及び描画方法
JP2007233450A (ja) * 2006-02-27 2007-09-13 Mitsubishi Electric Corp 画像合成装置
US8166165B1 (en) 2007-03-13 2012-04-24 Adobe Systems Incorporated Securing event flow in a user interface hierarchy
US8984446B1 (en) * 2007-03-13 2015-03-17 Adobe Systems Incorporated Sharing display spaces
CN101369345B (zh) * 2008-09-08 2011-01-05 北京航空航天大学 一种基于绘制状态的多属性对象绘制顺序优化方法
US8601192B2 (en) * 2009-06-08 2013-12-03 Panasonic Corporation Arbitration device, arbitration system, arbitration method, semiconductor integrated circuit, and image processing device
CN108711179B (zh) * 2018-05-21 2022-07-19 杭州多技教育科技有限公司 绘图还原方法和系统
CN108898985B (zh) * 2018-08-01 2021-09-28 大连海事大学 一种主从式光纤视频播放系统

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4344134A (en) * 1980-06-30 1982-08-10 Burroughs Corporation Partitionable parallel processor
JPS62118479A (ja) * 1985-11-19 1987-05-29 Sony Corp 情報処理システム
JPS63148372A (ja) * 1986-12-12 1988-06-21 Agency Of Ind Science & Technol プログラム変換装置
US5010515A (en) * 1987-07-28 1991-04-23 Raster Technologies, Inc. Parallel graphics processor with workload distributing and dependency mechanisms and method for distributing workload
US5237686A (en) * 1989-05-10 1993-08-17 Mitsubishi Denki Kabushiki Kaisha Multiprocessor type time varying image encoding system and image processor with memory bus control table for arbitration priority
JP2836902B2 (ja) * 1989-05-10 1998-12-14 三菱電機株式会社 マルチプロセッサ型動画像符号化装置及びバス制御方法
JPH04131960A (ja) * 1990-09-25 1992-05-06 Hitachi Ltd 計算機の運転方法及び計算機システム
JPH05258027A (ja) * 1992-03-12 1993-10-08 Toshiba Corp 画像処理装置
JPH05274400A (ja) * 1992-03-25 1993-10-22 Toshiba Corp 画像処理装置
JPH06214555A (ja) * 1993-01-20 1994-08-05 Sumitomo Electric Ind Ltd 画像処理装置
JPH07248750A (ja) * 1994-03-11 1995-09-26 Hitachi Ltd マルチ画面表示システム
US5493643A (en) * 1994-05-03 1996-02-20 Loral Aerospace Corp. Image generator architecture employing tri-level fixed interleave processing and distribution buses
JPH08138060A (ja) * 1994-11-04 1996-05-31 Hitachi Ltd 並列プロセッサを用いる表示処理装置
GB2302743B (en) * 1995-06-26 2000-02-16 Sony Uk Ltd Processing apparatus
US5768594A (en) * 1995-07-14 1998-06-16 Lucent Technologies Inc. Methods and means for scheduling parallel processors
US5821950A (en) * 1996-04-18 1998-10-13 Hewlett-Packard Company Computer graphics system utilizing parallel processing for enhanced performance
JPH11338606A (ja) * 1998-05-21 1999-12-10 Dainippon Printing Co Ltd 仮想空間共有システム
US6329996B1 (en) * 1999-01-08 2001-12-11 Silicon Graphics, Inc. Method and apparatus for synchronizing graphics pipelines
JP2000222590A (ja) * 1999-01-27 2000-08-11 Nec Corp 画像処理方法及び装置
US6753878B1 (en) * 1999-03-08 2004-06-22 Hewlett-Packard Development Company, L.P. Parallel pipelined merge engines
US6384833B1 (en) * 1999-08-10 2002-05-07 International Business Machines Corporation Method and parallelizing geometric processing in a graphics rendering pipeline
JP3325253B2 (ja) * 2000-03-23 2002-09-17 コナミ株式会社 画像処理装置、画像処理方法、記録媒体及びプログラム

Also Published As

Publication number Publication date
JP2002244646A (ja) 2002-08-30
TWI244048B (en) 2005-11-21
KR20020064928A (ko) 2002-08-10
EP1326204B1 (en) 2018-08-08
JP3688618B2 (ja) 2005-08-31
EP1326204A4 (en) 2007-06-06
EP1326204A1 (en) 2003-07-09
US20020052955A1 (en) 2002-05-02
CA2392541A1 (en) 2002-04-18
MXPA02005310A (es) 2002-12-11
WO2002031769A1 (fr) 2002-04-18
US7212211B2 (en) 2007-05-01
CN1236401C (zh) 2006-01-11
CN1393000A (zh) 2003-01-22
AU9420801A (en) 2002-04-22

Similar Documents

Publication Publication Date Title
EP0870240B1 (en) Dynamic deferred transaction mechanism
BR0107325A (pt) Sistema e método de processamento de dados, programa de computador, e mìdia de gravação
US6941398B2 (en) Processing method, chip set and controller for supporting message signaled interrupt
CA2349662A1 (en) Interrupt architecture for a non-uniform memory access (numa) data processing system
BR9809045A (pt) Processo e sistema para o processamento de transação on-line segura
AU1672500A (en) Non-uniform memory access (numa) data processing system that speculatively forwards a read request to a remote processing node
EP0735487A3 (en) A fast, dual ported cache controller for data processors in a packet switched cache coherent multiprocessor system
BR0301721A (pt) Sistema e métodos para saìda de placa de vìdeo segura
WO2004031964A3 (en) Method and apparatus for reducing overhead in a data processing system with a cache
ATE433156T1 (de) Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen
BR9906563A (pt) Sistema de processamento de informações e processo de habilitar o controle do mesmo
WO2000013092A3 (en) Multiplexed address and data bus within a computer
ES2140241T3 (es) Procedimiento para la sincronizacion de programas en diferentes ordenadores de un sistema integrado.
US6266723B1 (en) Method and system for optimizing of peripheral component interconnect PCI bus transfers
US20140082388A1 (en) Firmware agent
EP0322769A3 (en) Data processing apparatus suitable for high speed processing
US5623645A (en) Method and apparatus for acquiring bus transaction data with no more than zero-hold-time
WO2001024007A3 (en) Method and apparatus for processing errors in a computer system
KR960032191A (ko) 프로토콜 및 시스템
US6230227B1 (en) Computer system with support for a subtractive agent on the secondary side of a PCI-to-PCI bridge
WO1997034237A3 (en) Split transaction snooping bus and method of arbitration
WO2002010922A3 (en) Method and system for translation lookaside buffer coherence in multi-processor systems
US7263571B2 (en) Bus segment decoder
DE60009335D1 (de) Verfahren und vorrichtung zur fernüberprüfung von rechnersoftware und ausschaltung von fehlern
US20010052115A1 (en) PCI bus cycle single-step interruption debug card

Legal Events

Date Code Title Description
B11A Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing
B11Y Definitive dismissal - extension of time limit for request of examination expired [chapter 11.1.1 patent gazette]