BE896262A - Structure de multiplieur rapide en circuit integre mos - Google Patents
Structure de multiplieur rapide en circuit integre mosInfo
- Publication number
- BE896262A BE896262A BE2/60060A BE2060060A BE896262A BE 896262 A BE896262 A BE 896262A BE 2/60060 A BE2/60060 A BE 2/60060A BE 2060060 A BE2060060 A BE 2060060A BE 896262 A BE896262 A BE 896262A
- Authority
- BE
- Belgium
- Prior art keywords
- integrated circuit
- mos integrated
- multiplier structure
- fast multiplier
- fast
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5306—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
- G06F7/5312—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products using carry save adders
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3876—Alternation of true and inverted stages
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8205083A FR2524175A1 (fr) | 1982-03-25 | 1982-03-25 | Structure de multiplieur rapide en circuit integre mos |
Publications (1)
Publication Number | Publication Date |
---|---|
BE896262A true BE896262A (fr) | 1983-09-26 |
Family
ID=9272381
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE2/60060A BE896262A (fr) | 1982-03-25 | 1983-03-25 | Structure de multiplieur rapide en circuit integre mos |
Country Status (7)
Country | Link |
---|---|
US (1) | US4571701A (fr) |
EP (1) | EP0090298B1 (fr) |
JP (1) | JPS58213344A (fr) |
BE (1) | BE896262A (fr) |
DE (1) | DE3365790D1 (fr) |
ES (1) | ES520966A0 (fr) |
FR (1) | FR2524175A1 (fr) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4575812A (en) * | 1984-05-31 | 1986-03-11 | Motorola, Inc. | X×Y Bit array multiplier/accumulator circuit |
JPS61114338A (ja) * | 1984-11-09 | 1986-06-02 | Hitachi Ltd | 乗算器 |
US4887233A (en) * | 1986-03-31 | 1989-12-12 | American Telephone And Telegraph Company, At&T Bell Laboratories | Pipeline arithmetic adder and multiplier |
US4768161A (en) * | 1986-11-14 | 1988-08-30 | International Business Machines Corporation | Digital binary array multipliers using inverting full adders |
US4841468A (en) * | 1987-03-20 | 1989-06-20 | Bipolar Integrated Technology, Inc. | High-speed digital multiplier architecture |
US4839848A (en) * | 1987-09-14 | 1989-06-13 | Unisys Corporation | Fast multiplier circuit incorporating parallel arrays of two-bit and three-bit adders |
US5146421A (en) * | 1987-11-24 | 1992-09-08 | Digital Equipment Corporation | High speed parallel multiplier circuit |
US4972362A (en) * | 1988-06-17 | 1990-11-20 | Bipolar Integrated Technology, Inc. | Method and apparatus for implementing binary multiplication using booth type multiplication |
KR920006323B1 (ko) * | 1990-05-31 | 1992-08-03 | 삼성전자 주식회사 | 스킵(Skip)배열과 수정형 월리스(Wallace)트리를 사용하는 병렬 승산기 |
US6584483B1 (en) * | 1999-12-30 | 2003-06-24 | Intel Corporation | System and method for efficient hardware implementation of a perfect precision blending function |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1076186A (en) * | 1962-11-01 | 1967-07-19 | Gen Precision Inc | Improvements in or relating to digital computing circuits |
US3900724A (en) * | 1974-02-11 | 1975-08-19 | Trw Inc | Asynchronous binary multiplier using non-threshold logic |
US3866030A (en) * | 1974-04-01 | 1975-02-11 | Bell Telephone Labor Inc | Two{3 s complement parallel array multiplier |
NL7809398A (nl) * | 1978-09-15 | 1980-03-18 | Philips Nv | Vermenigvuldiginrichting voor binaire getallen in twee-complement notatie. |
JPS5731042A (en) * | 1980-07-31 | 1982-02-19 | Toshiba Corp | Multiplaying and dividing circuits |
-
1982
- 1982-03-25 FR FR8205083A patent/FR2524175A1/fr active Granted
-
1983
- 1983-03-18 US US06/476,689 patent/US4571701A/en not_active Expired - Fee Related
- 1983-03-19 EP EP83102742A patent/EP0090298B1/fr not_active Expired
- 1983-03-19 DE DE8383102742T patent/DE3365790D1/de not_active Expired
- 1983-03-24 ES ES520966A patent/ES520966A0/es active Granted
- 1983-03-25 BE BE2/60060A patent/BE896262A/fr not_active IP Right Cessation
- 1983-03-25 JP JP58050316A patent/JPS58213344A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0090298B1 (fr) | 1986-09-03 |
FR2524175A1 (fr) | 1983-09-30 |
ES8402090A1 (es) | 1984-01-01 |
ES520966A0 (es) | 1984-01-01 |
JPS58213344A (ja) | 1983-12-12 |
DE3365790D1 (en) | 1986-10-09 |
EP0090298A1 (fr) | 1983-10-05 |
FR2524175B1 (fr) | 1984-06-15 |
US4571701A (en) | 1986-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3379434D1 (de) | Integrated circuit voltage multiplier | |
DE3477448D1 (de) | Complementary mos circuit | |
BR8300902A (pt) | Aperfeicoamento em dispositivo fotovoltaico | |
DE3376721D1 (de) | Mos logic circuit | |
JPS57112076A (en) | Mos integrated circuit | |
DK600085A (da) | Integreret kredsloeb | |
GB2088629B (en) | Improvements in semiconductor integrated circuit devices | |
MX164429B (es) | Mejoras en un dispositivo de salida | |
ES540478A0 (es) | Perfeccionamientos en dispositivos de circuitos integrados | |
BE896262A (fr) | Structure de multiplieur rapide en circuit integre mos | |
DE3583113D1 (de) | Integrierte halbleiterschaltungsanordnung in polycell-technik. | |
JPS57180226A (en) | Trigger circuit in mos clock generator | |
GB2072419B (en) | Mos integrated circuit device | |
DE3373602D1 (en) | Transistor output circuit | |
DE3684222D1 (de) | Cmos-integrierte verzoegerungsschaltung. | |
KR860005445A (ko) | Mos형 집적회로 | |
DE3377544D1 (en) | Semiconductor circuit provided with static bootstrap circuit | |
DK315684A (da) | Telefonapparat med integreret kredsloeb | |
GB8303261D0 (en) | N-channel mos integrated circuit structure | |
ES524960A0 (es) | Perfeccionamientos en un conmutador electronico de tiempo | |
ES535167A0 (es) | Perfeccionamientos en circuitos integrados | |
DE3164950D1 (de) | Integrated mos semiconductor circuit | |
GB8322822D0 (en) | Mos transistor integrated circuit | |
DE3681419D1 (de) | Pruefzwischenschaltung fuer integrierten schaltkreis in mos-technologie. | |
AT384908B (de) | Leitunsschutzschalter in schmalbauweise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RE | Patent lapsed |
Owner name: INTERNATIONAL STANDARD ELECTRIC CORP. Effective date: 19880331 |