BE869812A - Montage permettant d'empecher des erreurs doubles dans une installation de traitement des donnees - Google Patents
Montage permettant d'empecher des erreurs doubles dans une installation de traitement des donneesInfo
- Publication number
- BE869812A BE869812A BE189941A BE189941A BE869812A BE 869812 A BE869812 A BE 869812A BE 189941 A BE189941 A BE 189941A BE 189941 A BE189941 A BE 189941A BE 869812 A BE869812 A BE 869812A
- Authority
- BE
- Belgium
- Prior art keywords
- mounting
- data processing
- processing installation
- prevent double
- double errors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Hardware Redundancy (AREA)
- Retry When Errors Occur (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2737133A DE2737133C2 (de) | 1977-08-17 | 1977-08-17 | Schaltungsanordnung zum Verhindern von Doppelfehlern in einer Datenverarbeitungsanlage |
Publications (1)
Publication Number | Publication Date |
---|---|
BE869812A true BE869812A (fr) | 1979-02-19 |
Family
ID=6016643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE189941A BE869812A (fr) | 1977-08-17 | 1978-08-17 | Montage permettant d'empecher des erreurs doubles dans une installation de traitement des donnees |
Country Status (8)
Country | Link |
---|---|
AT (1) | AT372531B (fr) |
BE (1) | BE869812A (fr) |
CH (1) | CH625066A5 (fr) |
DE (1) | DE2737133C2 (fr) |
FR (1) | FR2400730A1 (fr) |
GB (1) | GB1597198A (fr) |
IT (1) | IT1098095B (fr) |
NL (1) | NL7806709A (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3036926C2 (de) * | 1980-09-30 | 1984-07-26 | Siemens AG, 1000 Berlin und 8000 München | Verfahren und Anordnung zur Steuerung des Arbeitsablaufes in Datenverarbeitungsanlagen mit Mikroprogrammsteuerung |
ATE120571T1 (de) * | 1988-05-20 | 1995-04-15 | Ibm | Einrichtung für die fehlerkorrektur in einem selbstbewachten datenverarbeitungssystem. |
-
1977
- 1977-08-17 DE DE2737133A patent/DE2737133C2/de not_active Expired
- 1977-12-20 CH CH1564077A patent/CH625066A5/de not_active IP Right Cessation
-
1978
- 1978-05-19 GB GB20632/78A patent/GB1597198A/en not_active Expired
- 1978-06-21 NL NL7806709A patent/NL7806709A/xx not_active Application Discontinuation
- 1978-07-17 AT AT0516778A patent/AT372531B/de not_active IP Right Cessation
- 1978-08-07 FR FR7823253A patent/FR2400730A1/fr not_active Withdrawn
- 1978-08-11 IT IT26706/78A patent/IT1098095B/it active
- 1978-08-17 BE BE189941A patent/BE869812A/fr not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
AT372531B (de) | 1983-10-25 |
IT1098095B (it) | 1985-08-31 |
NL7806709A (nl) | 1979-02-20 |
CH625066A5 (en) | 1981-08-31 |
GB1597198A (en) | 1981-09-03 |
FR2400730A1 (fr) | 1979-03-16 |
DE2737133B1 (de) | 1978-11-30 |
IT7826706A0 (it) | 1978-08-11 |
ATA516778A (de) | 1983-02-15 |
DE2737133C2 (de) | 1979-07-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BE868423A (fr) | Unite de memoire-tampon dans un systeme de traitement de donnees | |
FR2317703A1 (fr) | Ensemble de traitement de donnees concernant des conditions de fonctionnement | |
GB2011679B (en) | Cache memory in system in data processor | |
ZA747858B (en) | Improvements in or relating to multiprocessor data processing systems | |
GB2011678B (en) | Data processing system with cache memory | |
JPS53108747A (en) | Data processing system having cache memory | |
BE892627Q (fr) | Systeme de traitement par multiprocesseurs | |
ZA732851B (en) | Improvements in or relating to multiprocessor computer systems | |
BE854924A (fr) | Systeme de traitement des donnees muni d'un dispositif de traitement des deroutements | |
FR2281605A1 (fr) | Procede de verification de connexion dans un ensemble de traitement de donnees numeriques | |
FR2297457A1 (fr) | Systeme de traitement de donnees a resolution de priorite des peripheriques | |
JPS5494841A (en) | Data processing system having instruction buffer relative to cache memory | |
FR2349919A1 (fr) | Perfectionnements aux dispositifs d'adressage de memoire | |
FR2314536A1 (fr) | Dispositif d'adressage fractionne dans un systeme de traitement de donnees | |
BE869812A (fr) | Montage permettant d'empecher des erreurs doubles dans une installation de traitement des donnees | |
HU175939B (en) | Operative registers to data processor system | |
BE820158A (fr) | Dispositif pour reduire le temps d'acces dans un systeme de memorisation | |
FR2293744A1 (fr) | Dispositif d'appel d'instructions dans un systeme de traitement de donnees | |
FR1462459A (fr) | Dispositif d'assemblage de deux éléments de forme allongée perpendiculaires entreeux | |
HU171690B (hu) | Ehlektronnaja sistema dlja obrabotki dannykh | |
IT7828040A0 (it) | Disposizione circuitale per determinare il senso di rotazione di un tachimetro digitale. | |
FR2280934A1 (fr) | Arrangement de registres dans un systeme de traitement de donnees | |
FR2412910B1 (fr) | Systeme de traitement de donnees a memoires hierarchisees, applicable notamment aux mini-ordinateurs | |
BE824594A (fr) | Dispositif de traitement d'information | |
IT1022467B (it) | Dispositivo per registrare concordemente due o piu carburatori |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RE | Patent lapsed |
Owner name: SIEMENS A.G. Effective date: 19840817 |