BE869812A - MOUNTING TO PREVENT DOUBLE ERRORS IN A DATA PROCESSING INSTALLATION - Google Patents
MOUNTING TO PREVENT DOUBLE ERRORS IN A DATA PROCESSING INSTALLATIONInfo
- Publication number
- BE869812A BE869812A BE189941A BE189941A BE869812A BE 869812 A BE869812 A BE 869812A BE 189941 A BE189941 A BE 189941A BE 189941 A BE189941 A BE 189941A BE 869812 A BE869812 A BE 869812A
- Authority
- BE
- Belgium
- Prior art keywords
- mounting
- data processing
- processing installation
- prevent double
- double errors
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Hardware Redundancy (AREA)
- Retry When Errors Occur (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2737133A DE2737133C2 (en) | 1977-08-17 | 1977-08-17 | Circuit arrangement for preventing double errors in a data processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
BE869812A true BE869812A (en) | 1979-02-19 |
Family
ID=6016643
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE189941A BE869812A (en) | 1977-08-17 | 1978-08-17 | MOUNTING TO PREVENT DOUBLE ERRORS IN A DATA PROCESSING INSTALLATION |
Country Status (8)
Country | Link |
---|---|
AT (1) | AT372531B (en) |
BE (1) | BE869812A (en) |
CH (1) | CH625066A5 (en) |
DE (1) | DE2737133C2 (en) |
FR (1) | FR2400730A1 (en) |
GB (1) | GB1597198A (en) |
IT (1) | IT1098095B (en) |
NL (1) | NL7806709A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3036926C2 (en) * | 1980-09-30 | 1984-07-26 | Siemens AG, 1000 Berlin und 8000 München | Method and arrangement for controlling the workflow in data processing systems with microprogram control |
DE3853476T2 (en) * | 1988-05-20 | 1995-10-12 | Ibm | Device for error correction in a self-guarded data processing system. |
-
1977
- 1977-08-17 DE DE2737133A patent/DE2737133C2/en not_active Expired
- 1977-12-20 CH CH1564077A patent/CH625066A5/en not_active IP Right Cessation
-
1978
- 1978-05-19 GB GB20632/78A patent/GB1597198A/en not_active Expired
- 1978-06-21 NL NL7806709A patent/NL7806709A/en not_active Application Discontinuation
- 1978-07-17 AT AT0516778A patent/AT372531B/en not_active IP Right Cessation
- 1978-08-07 FR FR7823253A patent/FR2400730A1/en not_active Withdrawn
- 1978-08-11 IT IT26706/78A patent/IT1098095B/en active
- 1978-08-17 BE BE189941A patent/BE869812A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
AT372531B (en) | 1983-10-25 |
IT1098095B (en) | 1985-08-31 |
GB1597198A (en) | 1981-09-03 |
ATA516778A (en) | 1983-02-15 |
NL7806709A (en) | 1979-02-20 |
DE2737133C2 (en) | 1979-07-26 |
IT7826706A0 (en) | 1978-08-11 |
DE2737133B1 (en) | 1978-11-30 |
FR2400730A1 (en) | 1979-03-16 |
CH625066A5 (en) | 1981-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BE868423A (en) | BUFFER MEMORY UNIT IN A DATA PROCESSING SYSTEM | |
FR2317703A1 (en) | DATA PROCESSING KIT CONCERNING OPERATING CONDITIONS | |
GB2011679B (en) | Cache memory in system in data processor | |
ZA747858B (en) | Improvements in or relating to multiprocessor data processing systems | |
GB2011678B (en) | Data processing system with cache memory | |
JPS53108747A (en) | Data processing system having cache memory | |
FR2473197B1 (en) | MULTIPROCESSOR PROCESSING SYSTEM | |
FR2353102A1 (en) | DATA PROCESSING SYSTEM EQUIPPED WITH A PROCESSING DEVICE | |
FR2349884A1 (en) | TASK MANAGEMENT DEVICE IN A DATA PROCESSING SYSTEM | |
FR2281605A1 (en) | CONNECTION VERIFICATION PROCESS IN A DIGITAL DATA PROCESSING UNIT | |
BE868992Q (en) | PLATE ASSEMBLY DEVICE | |
BE834072A (en) | PERIPHERAL PRIORITY RESOLUTION DATA PROCESSING SYSTEM | |
JPS5494841A (en) | Data processing system having instruction buffer relative to cache memory | |
FR2349919A1 (en) | IMPROVEMENTS TO MEMORY ADDRESSING DEVICES | |
BE864167A (en) | DATA PROCESSING SYSTEMS | |
FR2314536A1 (en) | FRACTIONAL ADDRESSING DEVICE IN A DATA PROCESSING SYSTEM | |
BE869812A (en) | MOUNTING TO PREVENT DOUBLE ERRORS IN A DATA PROCESSING INSTALLATION | |
HU175939B (en) | Operative registers to data processor system | |
BE820158A (en) | DEVICE TO REDUCE THE ACCESS TIME IN A MEMORIZATION SYSTEM | |
FR2293744A1 (en) | DEVICE FOR CALLING INSTRUCTIONS IN A DATA PROCESSING SYSTEM | |
FR1462459A (en) | Device for assembling two elongated elements perpendicular to each other | |
IT1099166B (en) | CIRCUIT PROVISION TO DETERMINE THE DIRECTION OF ROTATION OF A DIGITAL SPEEDOMETER | |
FR2412910B1 (en) | DATA PROCESSING SYSTEM WITH HIERARCHIZED MEMORIES, APPLICABLE IN PARTICULAR TO MINI-COMPUTERS | |
BE824594A (en) | INFORMATION PROCESSING DEVICE | |
IT1022467B (en) | DEVICE TO REGISTER TWO OR MORE CARBURETORS ACCORDINGLY |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RE | Patent lapsed |
Owner name: SIEMENS A.G. Effective date: 19840817 |