AU618584B2 - Process for making metallized holes in a dielectric substrate by vacuum deposition of metals and the product obtained thereby - Google Patents

Process for making metallized holes in a dielectric substrate by vacuum deposition of metals and the product obtained thereby Download PDF

Info

Publication number
AU618584B2
AU618584B2 AU31179/89A AU3117989A AU618584B2 AU 618584 B2 AU618584 B2 AU 618584B2 AU 31179/89 A AU31179/89 A AU 31179/89A AU 3117989 A AU3117989 A AU 3117989A AU 618584 B2 AU618584 B2 AU 618584B2
Authority
AU
Australia
Prior art keywords
holes
accordance
substrate
conductive
lacquer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU31179/89A
Other languages
English (en)
Other versions
AU3117989A (en
Inventor
Tarcisio Cagnin
Giampiero Ferraris
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Telecomunicazioni SpA
Original Assignee
Siemens Telecomunicazioni SpA
Societa Italiana Telecomunicazioni Siemens SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Telecomunicazioni SpA, Societa Italiana Telecomunicazioni Siemens SpA filed Critical Siemens Telecomunicazioni SpA
Publication of AU3117989A publication Critical patent/AU3117989A/en
Application granted granted Critical
Publication of AU618584B2 publication Critical patent/AU618584B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4076—Through-connections; Vertical interconnect access [VIA] connections by thin-film techniques
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
    • H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0317—Thin film conductor layer; Thin film passive component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0352—Differences between the conductors of different layers of a multilayer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388—Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Apparatuses And Processes For Manufacturing Resistors (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Physical Vapour Deposition (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Laminated Bodies (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
AU31179/89A 1988-03-18 1989-03-09 Process for making metallized holes in a dielectric substrate by vacuum deposition of metals and the product obtained thereby Ceased AU618584B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT19830/88 1988-03-18
IT8819830A IT1216135B (it) 1988-03-18 1988-03-18 Dielettrico mediante deposizioni in processo per la realizzazione di vuoto di metalli, e relativo fori metallizzati in un substrato prodotto ottenuto.

Publications (2)

Publication Number Publication Date
AU3117989A AU3117989A (en) 1989-09-21
AU618584B2 true AU618584B2 (en) 1992-01-02

Family

ID=11161637

Family Applications (1)

Application Number Title Priority Date Filing Date
AU31179/89A Ceased AU618584B2 (en) 1988-03-18 1989-03-09 Process for making metallized holes in a dielectric substrate by vacuum deposition of metals and the product obtained thereby

Country Status (9)

Country Link
US (1) US5011761A (de)
EP (1) EP0333252B1 (de)
AT (1) ATE91061T1 (de)
AU (1) AU618584B2 (de)
DE (1) DE68907237T2 (de)
ES (1) ES2041394T3 (de)
IT (1) IT1216135B (de)
NO (1) NO175610C (de)
ZA (1) ZA891890B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5584956A (en) * 1992-12-09 1996-12-17 University Of Iowa Research Foundation Method for producing conductive or insulating feedthroughs in a substrate
DE69408298D1 (de) * 1993-12-22 1998-03-05 Italtel Spa Verfahren zur Herstellung von metallisierten Löchern in dielektrischen Substraten mit untereinander verbundenen Dünnschichtleiter- und/oder Widerstandsbahnen
DE19524099A1 (de) * 1995-07-01 1997-01-02 Karlsruhe Forschzent Verfahren zur Herstellung von Formeinsätzen
US7479304B2 (en) * 2002-02-14 2009-01-20 Applied Materials, Inc. Gas distribution plate fabricated from a solid yttrium oxide-comprising substrate
ITTO20030846A1 (it) * 2003-10-28 2005-04-29 Intier Automotive Closures Spa Procedimento per la realizzazione di un corpo di supporto per una serratura di un autoveicolo e corpo di supporto cosi' ottenuto.
US10242888B2 (en) 2007-04-27 2019-03-26 Applied Materials, Inc. Semiconductor processing apparatus with a ceramic-comprising surface which exhibits fracture toughness and halogen plasma resistance
US10622194B2 (en) 2007-04-27 2020-04-14 Applied Materials, Inc. Bulk sintered solid solution ceramic which exhibits fracture toughness and halogen plasma resistance

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0169265A2 (de) * 1984-07-21 1986-01-29 Nippon Mektron, Ltd. Verfahren zur Herstellung von Durchkontaktierungen in gedruckten Schaltungen
EP0238118A2 (de) * 1986-03-19 1987-09-23 Siemens Telecomunicazioni S.P.A. Verfahren zur Herstellung von metallisierten Bohrungen in einem Substrat mit Leiter- und Widerstandsbohren und hierdurch erhaltenes Produkt
EP0256568A2 (de) * 1986-07-15 1988-02-24 Siemens Telecomunicazioni S.P.A. Verfahren zum Herstellen einer Dünnschichtschaltung und nach diesem Verfahren hergestellte passive Schaltung

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4226932A (en) * 1979-07-05 1980-10-07 Gte Automatic Electric Laboratories Incorporated Titanium nitride as one layer of a multi-layered coating intended to be etched

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0169265A2 (de) * 1984-07-21 1986-01-29 Nippon Mektron, Ltd. Verfahren zur Herstellung von Durchkontaktierungen in gedruckten Schaltungen
EP0238118A2 (de) * 1986-03-19 1987-09-23 Siemens Telecomunicazioni S.P.A. Verfahren zur Herstellung von metallisierten Bohrungen in einem Substrat mit Leiter- und Widerstandsbohren und hierdurch erhaltenes Produkt
EP0256568A2 (de) * 1986-07-15 1988-02-24 Siemens Telecomunicazioni S.P.A. Verfahren zum Herstellen einer Dünnschichtschaltung und nach diesem Verfahren hergestellte passive Schaltung

Also Published As

Publication number Publication date
DE68907237T2 (de) 1993-12-02
ZA891890B (en) 1989-11-29
IT8819830A0 (it) 1988-03-18
ES2041394T3 (es) 1993-11-16
EP0333252A2 (de) 1989-09-20
NO891153D0 (no) 1989-03-16
NO175610B (no) 1994-07-25
NO175610C (no) 1994-11-02
AU3117989A (en) 1989-09-21
US5011761A (en) 1991-04-30
IT1216135B (it) 1990-02-22
NO891153L (no) 1989-09-19
DE68907237D1 (de) 1993-07-29
EP0333252A3 (en) 1990-09-05
ATE91061T1 (de) 1993-07-15
EP0333252B1 (de) 1993-06-23

Similar Documents

Publication Publication Date Title
US5662788A (en) Method for forming a metallization layer
US4054484A (en) Method of forming crossover connections
US20040129558A1 (en) Method of metal sputtering for integrated circuit metal routing
US5985521A (en) Method for forming electrically conductive layers on chip carrier substrates having through holes or via holes
EP0083397A2 (de) Verfahren zur Herstellung von elektronischen Mikroschaltkreisstruckturen
US6036836A (en) Process to create metallic stand-offs on an electronic circuit
AU618584B2 (en) Process for making metallized holes in a dielectric substrate by vacuum deposition of metals and the product obtained thereby
JPH0213949B2 (de)
GB1527108A (en) Methods of forming conductors on substrates involving electroplating
WO1990013143A1 (en) Metallized wafer-shaped substrate chip carriers
US5200300A (en) Methods for forming high density multi-chip carriers
US4011144A (en) Methods of forming metallization patterns on beam lead semiconductor devices
JPH05502138A (ja) 多層配線における相互接続部およびその形成方法
US20030032279A1 (en) Method for forming a metallization layer
US4027323A (en) Photodetector array delineation method
EP0670668B1 (de) Verfahren zur Herstellung von metallisierten Löchern in dielektrischen Substraten mit untereinander verbundenen Dünnschichtleiter- und/oder Widerstandsbahnen
US5980721A (en) Fabrication method for double metallic resist printed circuit boards
US4596762A (en) Electronic thin-film circuit and method for producing it
US20020106905A1 (en) Method for removing copper from a wafer edge
GB2295724A (en) Semiconductor device and method of making a plug
US3811973A (en) Technique for the fabrication of a bilevel thin film integrated circuit
US6808641B2 (en) Method of wiring formation and method for manufacturing electronic components
US5023994A (en) Method of manufacturing a microwave intergrated circuit substrate including metal lined via holes
KR100740436B1 (ko) 전해 도금 방식을 이용한 세라믹 소자의 전극 형성 방법
GB1593787A (en) Process for forming conductive and resistive elements in microwave microcircuits