AU1024500A - Column redundancy circuit with reduced signal path delay - Google Patents
Column redundancy circuit with reduced signal path delayInfo
- Publication number
- AU1024500A AU1024500A AU10245/00A AU1024500A AU1024500A AU 1024500 A AU1024500 A AU 1024500A AU 10245/00 A AU10245/00 A AU 10245/00A AU 1024500 A AU1024500 A AU 1024500A AU 1024500 A AU1024500 A AU 1024500A
- Authority
- AU
- Australia
- Prior art keywords
- column
- defective
- signal path
- memory
- path delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
- G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09182495 | 1998-10-30 | ||
| US09/182,495 US6137735A (en) | 1998-10-30 | 1998-10-30 | Column redundancy circuit with reduced signal path delay |
| PCT/CA1999/001054 WO2000026784A1 (en) | 1998-10-30 | 1999-10-29 | Column redundancy circuit with reduced signal path delay |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU1024500A true AU1024500A (en) | 2000-05-22 |
Family
ID=22668727
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU10245/00A Abandoned AU1024500A (en) | 1998-10-30 | 1999-10-29 | Column redundancy circuit with reduced signal path delay |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US6137735A (https=) |
| EP (2) | EP1526458B8 (https=) |
| JP (1) | JP4965025B2 (https=) |
| KR (1) | KR100724816B1 (https=) |
| CN (1) | CN1186725C (https=) |
| AT (1) | ATE278217T1 (https=) |
| AU (1) | AU1024500A (https=) |
| CA (1) | CA2347765C (https=) |
| DE (2) | DE69939716D1 (https=) |
| WO (1) | WO2000026784A1 (https=) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100363085B1 (ko) * | 1999-11-05 | 2002-12-05 | 삼성전자 주식회사 | 리던던시 효율을 향상시키는 로우 리던던시 스킴을 갖는반도체장치 |
| JP2002050191A (ja) * | 2000-08-02 | 2002-02-15 | Fujitsu Ltd | 半導体記憶装置 |
| US6775759B2 (en) * | 2001-12-07 | 2004-08-10 | Micron Technology, Inc. | Sequential nibble burst ordering for data |
| US20040015645A1 (en) * | 2002-07-19 | 2004-01-22 | Dodd James M. | System, apparatus, and method for a flexible DRAM architecture |
| US6674673B1 (en) | 2002-08-26 | 2004-01-06 | International Business Machines Corporation | Column redundancy system and method for a micro-cell embedded DRAM (e-DRAM) architecture |
| WO2005081257A1 (ja) * | 2004-02-20 | 2005-09-01 | Spansion Llc | 半導体記憶装置および半導体記憶装置の制御方法 |
| US7035152B1 (en) * | 2004-10-14 | 2006-04-25 | Micron Technology, Inc. | System and method for redundancy memory decoding |
| US7251173B2 (en) * | 2005-08-02 | 2007-07-31 | Micron Technology, Inc. | Combination column redundancy system for a memory array |
| CN105355233B (zh) * | 2015-11-23 | 2018-04-10 | 清华大学 | 基于pcm反转纠错算法的高效数据写入方法 |
| CN107389211B (zh) * | 2017-06-29 | 2019-03-12 | 西安邮电大学 | 一种二进制码转温度计码电路 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4598388A (en) * | 1985-01-22 | 1986-07-01 | Texas Instruments Incorporated | Semiconductor memory with redundant column circuitry |
| JP2564507B2 (ja) * | 1985-04-16 | 1996-12-18 | 富士通株式会社 | 半導体記憶装置 |
| JPH01125799A (ja) * | 1987-11-11 | 1989-05-18 | Fujitsu Ltd | 半導体記憶装置 |
| US5270975A (en) * | 1990-03-29 | 1993-12-14 | Texas Instruments Incorporated | Memory device having a non-uniform redundancy decoder arrangement |
| DE69132951T2 (de) * | 1991-08-28 | 2002-09-12 | Oki Electric Industry Co., Ltd. | Halbleiter-speicher-vorrichtung |
| US5257229A (en) * | 1992-01-31 | 1993-10-26 | Sgs-Thomson Microelectronics, Inc. | Column redundancy architecture for a read/write memory |
| US5268866A (en) * | 1992-03-02 | 1993-12-07 | Motorola, Inc. | Memory with column redundancy and localized column redundancy control signals |
| EP0697659B1 (de) * | 1994-08-12 | 1999-12-15 | Siemens Aktiengesellschaft | Redundanz-Schaltungsanordnung für einen integrierten Halbleiterspeicher |
| KR0130030B1 (ko) * | 1994-08-25 | 1998-10-01 | 김광호 | 반도체 메모리 장치의 컬럼 리던던시 회로 및 그 방법 |
| US5572470A (en) * | 1995-05-10 | 1996-11-05 | Sgs-Thomson Microelectronics, Inc. | Apparatus and method for mapping a redundant memory column to a defective memory column |
| JPH0955080A (ja) * | 1995-08-08 | 1997-02-25 | Fujitsu Ltd | 半導体記憶装置及び半導体記憶装置のセル情報の書き込み及び読み出し方法 |
| ATE220228T1 (de) * | 1995-08-09 | 2002-07-15 | Infineon Technologies Ag | Integrierte halbleiter-speichervorrichtung mit redundanzschaltungsanordnung |
| US5646896A (en) * | 1995-10-31 | 1997-07-08 | Hyundai Electronics America | Memory device with reduced number of fuses |
| US5732030A (en) * | 1996-06-25 | 1998-03-24 | Texas Instruments Incorporated | Method and system for reduced column redundancy using a dual column select |
| JPH10275493A (ja) * | 1997-03-31 | 1998-10-13 | Nec Corp | 半導体記憶装置 |
| CA2202692C (en) * | 1997-04-14 | 2006-06-13 | Mosaid Technologies Incorporated | Column redundancy in semiconductor memories |
| KR100281284B1 (ko) * | 1998-06-29 | 2001-02-01 | 김영환 | 컬럼 리던던시 회로 |
-
1998
- 1998-10-30 US US09/182,495 patent/US6137735A/en not_active Expired - Lifetime
-
1999
- 1999-10-29 AU AU10245/00A patent/AU1024500A/en not_active Abandoned
- 1999-10-29 DE DE69939716T patent/DE69939716D1/de not_active Expired - Lifetime
- 1999-10-29 AT AT99953491T patent/ATE278217T1/de not_active IP Right Cessation
- 1999-10-29 KR KR1020017005435A patent/KR100724816B1/ko not_active Expired - Fee Related
- 1999-10-29 EP EP04023097A patent/EP1526458B8/en not_active Expired - Lifetime
- 1999-10-29 WO PCT/CA1999/001054 patent/WO2000026784A1/en not_active Ceased
- 1999-10-29 CN CNB998128104A patent/CN1186725C/zh not_active Expired - Lifetime
- 1999-10-29 DE DE69920735T patent/DE69920735T2/de not_active Expired - Lifetime
- 1999-10-29 JP JP2000580093A patent/JP4965025B2/ja not_active Expired - Fee Related
- 1999-10-29 CA CA002347765A patent/CA2347765C/en not_active Expired - Fee Related
- 1999-10-29 EP EP99953491A patent/EP1125203B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US6137735A (en) | 2000-10-24 |
| CA2347765C (en) | 2008-07-29 |
| EP1526458B8 (en) | 2008-12-24 |
| KR20010085983A (ko) | 2001-09-07 |
| DE69920735T2 (de) | 2005-02-10 |
| EP1125203B1 (en) | 2004-09-29 |
| CN1331818A (zh) | 2002-01-16 |
| EP1125203A1 (en) | 2001-08-22 |
| EP1526458A3 (en) | 2006-03-29 |
| KR100724816B1 (ko) | 2007-06-04 |
| JP4965025B2 (ja) | 2012-07-04 |
| ATE278217T1 (de) | 2004-10-15 |
| DE69920735D1 (de) | 2004-11-04 |
| WO2000026784A1 (en) | 2000-05-11 |
| JP2002529874A (ja) | 2002-09-10 |
| EP1526458B1 (en) | 2008-10-08 |
| CN1186725C (zh) | 2005-01-26 |
| CA2347765A1 (en) | 2000-05-11 |
| EP1526458A2 (en) | 2005-04-27 |
| DE69939716D1 (de) | 2008-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0504434A4 (https=) | ||
| AU2461597A (en) | Layout for a semiconductor memory device having redundant elements | |
| EP1526458B8 (en) | Column redundancy circuit with reduced signal path delay | |
| EP0579366A3 (en) | Redundancy circuits for semiconductor memory devices | |
| GB2307570B (en) | Column redundancy circuits for semiconductor memory devices | |
| GB2266795B (en) | Column redundancy circuit for a semiconductor memory device | |
| EP0856793A3 (en) | Circuit for repairing defective bit in semiconductor memory device and repairing method | |
| EP0501120A3 (en) | Programmable antifuse structure, process, logic cell and architecture for programmable integrated circuits | |
| FR2712721B1 (fr) | Circuit et procédé à redondance de rangées pour dispositif de mémoire à semi-conducteurs avec décodeur de rangées double. | |
| KR960008788B1 (en) | Row redundancy circuit | |
| EP0940753A3 (en) | Semiconductor memory device | |
| TW364999B (en) | Semiconductor memory devices with electrically programmable redundancy | |
| FR2684206B1 (fr) | Circuit de lecture de fusible de redondance pour memoire integree. | |
| DE59510258D1 (de) | Integrierte Halbleiter-Speichervorrichtung mit Redundanzschaltungsanordnung | |
| EP0183323A3 (en) | Method and structure for disabling and replacing defective memory in a prom device | |
| KR960026652A (ko) | 반도체 기억 장치 | |
| GB2218547B (en) | Method for selecting a spare column in a memory and a circuit therefor. | |
| EP1367599A3 (en) | Redundancy circuit and method for semiconductor memory devices | |
| GB2315141A8 (en) | Memory with column redundancy discrimination circuit | |
| CA2223222A1 (en) | Data-bit redundancy for semiconductor memories | |
| EP0213044A3 (en) | Defective element disabling circuit having a laser-blown fuse | |
| JPH0393097A (ja) | 半導体記憶装置 | |
| JP2907424B2 (ja) | 半導体メモリ集積回路の冗長救済方法 | |
| DE59709740D1 (de) | Entkoppelglied für Überspannungsschutz-Schaltung | |
| KR940000512B1 (ko) | 반도체 메모리장치의 비트라인 배열방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase | ||
| TH | Corrigenda |
Free format text: IN VOL 14, NO 32, PAGE(S) 5749-5752 UNDER THE HEADING APPLICATIONS LAPSED, REFUSED OR WITHDRAWN PLEASE DELETE ALL REFERENCE TO APPLICATION NO. 63479/99, 64799/99, 64873/99, 10245/00, 12541/00, 14326/00 AND 17031/00 |
|
| MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |