ATE54532T1 - Verfahren zur herstellung von elektrisch leitfaehigen mustern auf einer nicht abwickelbaren oberflaeche eines isolierenden traegersund so hergestellte einrichtung. - Google Patents

Verfahren zur herstellung von elektrisch leitfaehigen mustern auf einer nicht abwickelbaren oberflaeche eines isolierenden traegersund so hergestellte einrichtung.

Info

Publication number
ATE54532T1
ATE54532T1 AT87400570T AT87400570T ATE54532T1 AT E54532 T1 ATE54532 T1 AT E54532T1 AT 87400570 T AT87400570 T AT 87400570T AT 87400570 T AT87400570 T AT 87400570T AT E54532 T1 ATE54532 T1 AT E54532T1
Authority
AT
Austria
Prior art keywords
electrically conductive
layer
lines
matter
developable surface
Prior art date
Application number
AT87400570T
Other languages
English (en)
Inventor
Jean-Pierre Clariou
Original Assignee
Aerospatiale
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Aerospatiale filed Critical Aerospatiale
Application granted granted Critical
Publication of ATE54532T1 publication Critical patent/ATE54532T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q15/00—Devices for reflection, refraction, diffraction or polarisation of waves radiated from an antenna, e.g. quasi-optical devices
    • H01Q15/0006—Devices acting selectively as reflecting surface, as diffracting or as refracting device, e.g. frequency filtering or angular spatial filtering devices
    • H01Q15/0013—Devices acting selectively as reflecting surface, as diffracting or as refracting device, e.g. frequency filtering or angular spatial filtering devices said selective devices working as frequency-selective reflecting surfaces, e.g. FSS, dichroic plates, surfaces being partly transmissive and reflective
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/04—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching
    • H05K3/043—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching by using a moving tool for milling or cutting the conductive material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/01—Tools for processing; Objects used during processing
    • H05K2203/0195—Tool for a process not provided for in H05K3/00, e.g. tool for handling objects using suction, for deforming objects, for applying local pressure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Aerials With Secondary Devices (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Light Receiving Elements (AREA)
  • Liquid Crystal (AREA)
AT87400570T 1986-03-19 1987-03-13 Verfahren zur herstellung von elektrisch leitfaehigen mustern auf einer nicht abwickelbaren oberflaeche eines isolierenden traegersund so hergestellte einrichtung. ATE54532T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8603928A FR2596230B1 (fr) 1986-03-19 1986-03-19 Procede pour la realisation de motifs electriquement conducteurs sur une surface non developpable d'un substrat isolant, outil pour la mise en oeuvre du procede et dispositif obtenu
EP87400570A EP0241331B1 (de) 1986-03-19 1987-03-13 Verfahren zur Herstellung von elektrisch leitfähigen Mustern auf einer nicht abwickelbaren Oberfläche eines isolierenden Trägersund so hergestellte Einrichtung

Publications (1)

Publication Number Publication Date
ATE54532T1 true ATE54532T1 (de) 1990-07-15

Family

ID=9333298

Family Applications (1)

Application Number Title Priority Date Filing Date
AT87400570T ATE54532T1 (de) 1986-03-19 1987-03-13 Verfahren zur herstellung von elektrisch leitfaehigen mustern auf einer nicht abwickelbaren oberflaeche eines isolierenden traegersund so hergestellte einrichtung.

Country Status (8)

Country Link
US (1) US4738746A (de)
EP (1) EP0241331B1 (de)
JP (1) JPH06105825B2 (de)
AT (1) ATE54532T1 (de)
CA (1) CA1314694C (de)
DE (1) DE3763617D1 (de)
ES (1) ES2016851B3 (de)
FR (1) FR2596230B1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5073230A (en) * 1990-04-17 1991-12-17 Arizona Board Of Regents Acting On Behalf Of Arizona State University Means and methods of lifting and relocating an epitaxial device layer
US5135609A (en) * 1990-07-06 1992-08-04 The Board Of Trustees Of The Leland Stanford Junior University Quantum lithography mask and fabrication method
JPH04115527U (ja) * 1991-03-29 1992-10-14 エヌテイエヌ株式会社 回路基板加工用工具
US5271803A (en) * 1992-01-09 1993-12-21 Yen Yung Tsai Method of forming finished edge of plural-layer optical membrane
US5235131A (en) * 1992-03-30 1993-08-10 Motorola, Inc. RF shield fabrication method
US5437091A (en) * 1993-06-28 1995-08-01 Honeywell Inc. High curvature antenna forming process
US5620286A (en) * 1994-11-09 1997-04-15 Rank Taylor Hobson, Ltd. Flycutting machine for manufacturing printed circuit boards
DE69618162T2 (de) * 1995-08-24 2002-08-14 Kabushiki Kaisha Toshiba, Kawasaki Herstellungsverfahren eines Reflektors
DE10311510A1 (de) * 2003-03-15 2004-09-23 Deere & Company, Moline Verfahren und Vorrichtung zur Herstellung einer Leiterplatte
JP4401096B2 (ja) 2003-03-26 2010-01-20 Ｄｏｗａホールディングス株式会社 回路基板の製造方法
FR2882491B1 (fr) 2005-02-23 2009-04-24 Eads Space Transp Sas Soc Par Procede pour former des motifs electriquement conducteurs sur une surface non developpable d'un substrat isolant, et dispositif obtenu
FR2882490B1 (fr) 2005-02-23 2009-04-24 Eads Space Transp Sas Soc Par Procede pour la realisation de motifs electriquement conducteurs sur une surface non developpable d'un substrat isolant, et dispositif obtenu
FR2893478B1 (fr) * 2005-11-14 2011-05-20 Eads Space Transp Sas Circuit imprime a surface non developpable a trois dimensions et son procede de fabrication.

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2632693A (en) * 1950-10-30 1953-03-24 Honeywell Regulator Co Method of producing an electrical wiring grid
US2969300A (en) * 1956-03-29 1961-01-24 Bell Telephone Labor Inc Process for making printed circuits
FR1407752A (fr) * 1964-06-23 1965-08-06 Ch Bertolus Ets Procédé de fabrication de circuits imprimés
CH541216A (de) * 1972-06-16 1973-08-31 Alusuisse Verfahren zur Herstellung isolierter elektrischer Leiter, insbesondere bandförmiger Mehrfachleiter
DE2334585A1 (de) * 1973-07-07 1975-03-13 Reulein Fa Georg Schaltplatte
US4515505A (en) * 1982-10-28 1985-05-07 International Business Machines Corporation Pressure foot assembly for an end mill delete cutter
US4585519A (en) * 1983-02-10 1986-04-29 Grumman Aerospace Corporation Automated chemical milling process
US4584039A (en) * 1984-12-26 1986-04-22 Hughes Aircraft Co. Fine line flexible cable fabrication process

Also Published As

Publication number Publication date
FR2596230B1 (fr) 1988-07-08
EP0241331A1 (de) 1987-10-14
CA1314694C (fr) 1993-03-23
FR2596230A1 (fr) 1987-09-25
DE3763617D1 (de) 1990-08-16
JPH06105825B2 (ja) 1994-12-21
JPS62221188A (ja) 1987-09-29
ES2016851B3 (es) 1990-12-01
EP0241331B1 (de) 1990-07-11
US4738746A (en) 1988-04-19

Similar Documents

Publication Publication Date Title
ATE54532T1 (de) Verfahren zur herstellung von elektrisch leitfaehigen mustern auf einer nicht abwickelbaren oberflaeche eines isolierenden traegersund so hergestellte einrichtung.
DE3676458D1 (de) Verfahren zum chemischen polieren zur herstellung einer koplanaren schicht aus isolator-metall auf einem substrat.
DE3782904D1 (de) Verfahren zur ausbildung einer kupfer enthaltenden metallisierungsschicht auf der oberflaeche eines halbleiterbauelementes.
DE3788678D1 (de) Vorrichtung und Verfahren zur Herstellung einer Schicht auf einem Substrat.
DE3676128D1 (de) Verfahren zur herstellung von leiterplatten mit darin verlegten draehten und damit hergestellte artikel.
ATE117438T1 (de) Verfahren zur herstellung einer kunststofflinse.
ATE56050T1 (de) Verfahren zur herstellung von leiterplatten.
ATA165181A (de) Verfahren zur herstellung einer freitragenden schicht auf einem plaettchenfoermigen, hochtemperaturbestaendigen substrat
DE3872852D1 (de) Verfahren zur beschichtung von kupferleiterbahnen auf polyimide.
DE69029614D1 (de) Verfahren zur Herstellung eines elektrisch leitfähigen Films auf einem Substrat aus einem elektrisch leitfähigen Körper, der mit einem Isolierfilm überzogen ist
DE3577030D1 (de) Verfahren zur herstellung von metallmustern auf isolierenden traegern sowie isolierende traeger mit metallmuster, insbesondere gedruckte schaltungen.
DE69022927D1 (de) Verfahren zum Anbringen eines Musters von leitenden Zügen auf einem Substrat.
EP0402315A3 (de) Verfahren zur Herstellung eines metallischen Musters auf einem Substrat
DE3852510D1 (de) Verfahren zur Herstellung einer leitenden oder supraleitenden dünnen Schicht.
ATE200636T1 (de) Verfahren zur herstellung von mehrschichtiger beschichtung mit einer abziehbaren deckschicht
ATE5597T1 (de) Verfahren zum beschichten eines elektrisch leitfaehigen substrates.
ATE67248T1 (de) Verfahren und vorrichtung zur plattierung mit einer metallischen schicht auf miteinander verbundenen metallischen komponenten und/oder metallisierten produkten.
AT376865B (de) Verfahren zur herstellung von metallmustern auf einem isolierenden traeger
BR7705468A (pt) Composicao aquosa de revestimento,processo para revestimento de um substrato eletricamente condutor e processo para preparar uma composicao resinosa
KR910005445A (ko) 후막회로 기판의 제조방법
DE69033802D1 (de) Verfahren zur Herstellung eines Leitermusters einer integrierten Schaltungshalbleiteranordnung
DK234787A (da) Lagelementer og fremgangsmaade til fremstilling heraf
PT89896A (pt) Processo para decapar uma camada de tinta de superficie de um corpo tal como um suporte ou estrutura, e instalacao para a realizacao do processo
DE3772998D1 (de) Verfahren zum galvanischen beschichten (elektroplattieren) von wenigstens einem ausgewaehlten bereich auf einer leitenden oberflaeche, insbesondere von kunststoff-formteilen.
DE69027082D1 (de) Verfahren zur Herstellung eines Halbleitersubstrats mit einer dielektrischen Struktur

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee