ATE532268T1 - Schnellschliessendes zweipunkt-pll mit niedrigen ausgabeschwankungen - Google Patents

Schnellschliessendes zweipunkt-pll mit niedrigen ausgabeschwankungen

Info

Publication number
ATE532268T1
ATE532268T1 AT09766253T AT09766253T ATE532268T1 AT E532268 T1 ATE532268 T1 AT E532268T1 AT 09766253 T AT09766253 T AT 09766253T AT 09766253 T AT09766253 T AT 09766253T AT E532268 T1 ATE532268 T1 AT E532268T1
Authority
AT
Austria
Prior art keywords
bbpd
output
sign
data string
low output
Prior art date
Application number
AT09766253T
Other languages
English (en)
Inventor
Remco Cornelis Herman Van De Beek
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE532268T1 publication Critical patent/ATE532268T1/de

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
AT09766253T 2008-06-17 2009-06-11 Schnellschliessendes zweipunkt-pll mit niedrigen ausgabeschwankungen ATE532268T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP08158395A EP2136472A1 (de) 2008-06-17 2008-06-17 Schnell verriegelnder PLL mit Ein-Aus-Steuerung und niedrigem Ausgangsjitter
PCT/IB2009/052499 WO2009153716A2 (en) 2008-06-17 2009-06-11 Fast-locking bang-bang pll with low output jitter

Publications (1)

Publication Number Publication Date
ATE532268T1 true ATE532268T1 (de) 2011-11-15

Family

ID=39687107

Family Applications (1)

Application Number Title Priority Date Filing Date
AT09766253T ATE532268T1 (de) 2008-06-17 2009-06-11 Schnellschliessendes zweipunkt-pll mit niedrigen ausgabeschwankungen

Country Status (4)

Country Link
US (1) US8203369B2 (de)
EP (2) EP2136472A1 (de)
AT (1) ATE532268T1 (de)
WO (1) WO2009153716A2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8390347B1 (en) * 2012-02-22 2013-03-05 Freescale Semiconductor, Inc. Single period phase to digital converter
KR20140112241A (ko) 2013-03-13 2014-09-23 삼성전자주식회사 올-디지털 위상 동기 루프와 이의 동작 방법
US9077351B2 (en) 2013-03-13 2015-07-07 Samsung Electronics Co., Ltd. All-digital phase-locked loop for adaptively controlling closed-loop bandwidth, method of operating the same, and devices including the same
KR20140113216A (ko) 2013-03-15 2014-09-24 삼성전자주식회사 위상-디지털 컨버터를 이용한 디지털 위상 동기 루프 회로, 그 동작 방법 및 이를 포함하는 장치
EP2797235B1 (de) 2013-04-22 2015-03-18 Asahi Kasei Microdevices Corporation Phasenregelkreisvorrichtung mit gesteuertem Übergang zum Weißrauschen-Betriebsmodus
US20140354262A1 (en) * 2013-06-03 2014-12-04 Qualcomm Incorporated Lock detector for digital phase-locked loop
CN108282162B (zh) 2017-01-06 2021-08-31 联咏科技股份有限公司 抖动容限提高的时钟和数据恢复电路
KR102424352B1 (ko) 2017-06-19 2022-07-25 삼성전자주식회사 루프 대역폭을 균일하게 유지시키기 위해 디지털 이득을 조절하는 디지털 위상 고정 루프 회로
EP4140039A1 (de) 2020-04-24 2023-03-01 Telefonaktiebolaget LM ERICSSON (PUBL) Zeit-digital-wandleranordnung mit vergrössertem erfassungsbereich

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4827225A (en) * 1988-06-13 1989-05-02 Unisys Corporation Fast locking phase-locked loop utilizing frequency estimation
US4926141A (en) * 1989-05-01 1990-05-15 Motorola, Inc. Frequency synthesizer with improved automatic control of loop bandwidth selection
FR2682237B1 (fr) * 1991-10-04 1993-11-19 Alcatel Cit Dispositif de detection d'accrochage d'une boucle a verrouillage de phase.
US5832048A (en) * 1993-12-30 1998-11-03 International Business Machines Corporation Digital phase-lock loop control system
US5757868A (en) * 1994-02-16 1998-05-26 Motorola, Inc. Digital phase detector with integrated phase detection
US6473478B1 (en) * 1998-05-14 2002-10-29 Texas Instruments Incorporated Digital phase-locked loop with phase optimal frequency estimation
DE102004006996B4 (de) * 2004-02-12 2006-09-28 Infineon Technologies Ag Digitaler Phasenregelkreis mit schnellem Einschwingverhalten
US7053719B2 (en) * 2004-03-11 2006-05-30 Agilent Technologies, Inc. Controlling a voltage controlled oscillator in a bang-bang phase locked loop
US7126403B2 (en) * 2004-11-01 2006-10-24 Analog Devices, Inc. LC tank clock driver with automatic tuning
US20110134964A1 (en) 2008-08-21 2011-06-09 Nxp B.V. Frequency synthesizer and configuration for an enhanced frequency-hopping rate

Also Published As

Publication number Publication date
US20110084741A1 (en) 2011-04-14
EP2136472A1 (de) 2009-12-23
EP2291914A2 (de) 2011-03-09
WO2009153716A2 (en) 2009-12-23
US8203369B2 (en) 2012-06-19
EP2291914B1 (de) 2011-11-02
WO2009153716A3 (en) 2010-02-11

Similar Documents

Publication Publication Date Title
ATE532268T1 (de) Schnellschliessendes zweipunkt-pll mit niedrigen ausgabeschwankungen
Abdeljawad Dual identities in fractional difference calculus within Riemann
KR101949528B1 (ko) 표시 장치용 데이터 전송 시스템, 표시 장치용 데이터 전송 방법 및 표시 장치
CN105187070B (zh) 一种曼彻斯特编码信号解码方法和装置
JP2018022949A5 (de)
NO20100648L (no) Bestemmelse av maksimal horisontal spenning i en jordformasjon
JP2015527013A5 (de)
JP2015149694A5 (de)
CN101454977B (zh) 波形整形装置以及差错测定装置
Adimurthi et al. Conservation law with discontinuous flux
JP2018156718A5 (de)
CN105571580B (zh) 一种抑制光纤陀螺反馈驱动电路频繁复位的滞回方法
WO2008123470A1 (ja) 復調装置、試験装置および電子デバイス
US11265157B2 (en) Quantum communication device, quantum communication system, and quantum communication method
TWI282973B (en) Device and method of generating ATIP bit pattern
ES2838725T3 (es) Método y dispositivo para leer un flujo de datos en serie
CN116045942B (zh) 一种光纤陀螺通用数字闭环控制系统及方法
CN103516652B (zh) 一种连续相位bpsk调制方法及其调制装置
TW200642282A (en) Logical level converter and phase locked loop using the same
Choe et al. A single-pair serial link for mobile displays with clock edge modulation scheme
US8422594B2 (en) Circuit for demodulating a phase modulated signal
CN102142835A (zh) 相位数字化装置及其方法
Fischer Application Details
Qin et al. Regularity of free boundary arising from optimal exercise of perpetual executive stock options
Wardhaugh Filling a gap in the history of π: an exciting discovery