ATE517430T1 - Verfahren zu herstellung eines finfets mit getrennten gates - Google Patents
Verfahren zu herstellung eines finfets mit getrennten gatesInfo
- Publication number
- ATE517430T1 ATE517430T1 AT09711153T AT09711153T ATE517430T1 AT E517430 T1 ATE517430 T1 AT E517430T1 AT 09711153 T AT09711153 T AT 09711153T AT 09711153 T AT09711153 T AT 09711153T AT E517430 T1 ATE517430 T1 AT E517430T1
- Authority
- AT
- Austria
- Prior art keywords
- gate
- layer
- finfet
- separate gates
- gate layer
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000002955 isolation Methods 0.000 abstract 2
- 238000000926 separation method Methods 0.000 abstract 2
- 239000002184 metal Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 238000003672 processing method Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7856—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with an non-uniform gate, e.g. varying doping structure, shape or composition on different sides of the fin, or different gate insulator thickness or composition on opposing fin sides
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08101457 | 2008-02-11 | ||
PCT/IB2009/050506 WO2009101564A1 (en) | 2008-02-11 | 2009-02-09 | Finfet with separate gates and method for fabricating a finfet with separate gates |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE517430T1 true ATE517430T1 (de) | 2011-08-15 |
Family
ID=40602335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT09711153T ATE517430T1 (de) | 2008-02-11 | 2009-02-09 | Verfahren zu herstellung eines finfets mit getrennten gates |
Country Status (5)
Country | Link |
---|---|
US (1) | US8389392B2 (de) |
EP (1) | EP2253013B1 (de) |
CN (1) | CN101939830A (de) |
AT (1) | ATE517430T1 (de) |
WO (1) | WO2009101564A1 (de) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8941182B2 (en) * | 2011-06-07 | 2015-01-27 | Globalfoundries Inc. | Buried sublevel metallizations for improved transistor density |
CN103187289B (zh) * | 2011-12-31 | 2015-08-19 | 中芯国际集成电路制造(上海)有限公司 | 多栅极场效应晶体管的制造方法 |
US8946027B2 (en) | 2012-02-07 | 2015-02-03 | International Business Machines Corporation | Replacement-gate FinFET structure and process |
US8785273B2 (en) | 2012-04-11 | 2014-07-22 | International Business Machines Corporation | FinFET non-volatile memory and method of fabrication |
US9024387B2 (en) * | 2012-06-25 | 2015-05-05 | International Business Machines Corporation | FinFET with body contact |
US9018713B2 (en) | 2012-06-25 | 2015-04-28 | International Business Machines Corporation | Plural differential pair employing FinFET structure |
CN102956693B (zh) * | 2012-11-01 | 2015-12-09 | 无锡中星微电子有限公司 | 一种finfet以及采用该finfet的应用电路 |
US8981496B2 (en) * | 2013-02-27 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate and gate contact structure for FinFET |
JP6161431B2 (ja) * | 2013-06-27 | 2017-07-12 | 株式会社半導体エネルギー研究所 | 半導体装置 |
KR102399027B1 (ko) | 2015-06-24 | 2022-05-16 | 삼성전자주식회사 | 반도체 장치 |
US9761483B1 (en) * | 2016-03-07 | 2017-09-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices, FinFET devices and methods of forming the same |
US10446686B2 (en) | 2018-03-09 | 2019-10-15 | International Business Machines Corporation | Asymmetric dual gate fully depleted transistor |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10148865A1 (de) * | 2001-10-04 | 2003-04-17 | Bosch Gmbh Robert | Busstation |
US6433609B1 (en) | 2001-11-19 | 2002-08-13 | International Business Machines Corporation | Double-gate low power SOI active clamp network for single power supply and multiple power supply applications |
US6611029B1 (en) | 2002-11-08 | 2003-08-26 | Advanced Micro Devices, Inc. | Double gate semiconductor device having separate gates |
US6800885B1 (en) * | 2003-03-12 | 2004-10-05 | Advance Micro Devices, Inc. | Asymmetrical double gate or all-around gate MOSFET devices and methods for making same |
US6911697B1 (en) | 2003-08-04 | 2005-06-28 | Advanced Micro Devices, Inc. | Semiconductor device having a thin fin and raised source/drain areas |
DE10348007B4 (de) * | 2003-10-15 | 2008-04-17 | Infineon Technologies Ag | Verfahren zum Strukturieren und Feldeffekttransistoren |
US8417370B2 (en) * | 2003-10-17 | 2013-04-09 | Hexagon Metrology Ab | Apparatus and method for dimensional metrology |
WO2005055326A1 (ja) | 2003-12-05 | 2005-06-16 | National Institute Of Advanced Industrial Science And Technology | 二重ゲート電界効果トランジスタ |
US6969656B2 (en) | 2003-12-05 | 2005-11-29 | Freescale Semiconductor, Inc. | Method and circuit for multiplying signals with a transistor having more than one independent gate structure |
US7247912B2 (en) * | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
US7084461B2 (en) | 2004-06-11 | 2006-08-01 | International Business Machines Corporation | Back gate FinFET SRAM |
US7348641B2 (en) * | 2004-08-31 | 2008-03-25 | International Business Machines Corporation | Structure and method of making double-gated self-aligned finFET having gates of different lengths |
US20060122956A1 (en) * | 2004-12-03 | 2006-06-08 | Kabushiki Kaisha Toshiba | Electronic document management apparatus and electronic document management program |
US20060202266A1 (en) | 2005-03-14 | 2006-09-14 | Marko Radosavljevic | Field effect transistor with metal source/drain regions |
US7368787B2 (en) * | 2005-05-19 | 2008-05-06 | International Business Machines Corporation | Fin field effect transistors (FinFETs) and methods for making the same |
JP2009527105A (ja) | 2006-02-13 | 2009-07-23 | エヌエックスピー ビー ヴィ | 異なった動作機能を示すゲートを有する2重ゲート半導体デバイスおよびその製造方法 |
-
2009
- 2009-02-09 AT AT09711153T patent/ATE517430T1/de not_active IP Right Cessation
- 2009-02-09 EP EP09711153A patent/EP2253013B1/de not_active Not-in-force
- 2009-02-09 US US12/866,852 patent/US8389392B2/en active Active
- 2009-02-09 CN CN2009801047089A patent/CN101939830A/zh active Pending
- 2009-02-09 WO PCT/IB2009/050506 patent/WO2009101564A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2009101564A1 (en) | 2009-08-20 |
US8389392B2 (en) | 2013-03-05 |
CN101939830A (zh) | 2011-01-05 |
US20100314684A1 (en) | 2010-12-16 |
EP2253013A1 (de) | 2010-11-24 |
EP2253013B1 (de) | 2011-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE517430T1 (de) | Verfahren zu herstellung eines finfets mit getrennten gates | |
GB201320539D0 (en) | Carbon field effect transistors having charged monolayers to reduce parasitic resistance | |
GB2511445A (en) | Finfet with merged fins and vertical silicide | |
TW201614803A (en) | Device having multiple transistors and method for fabricating the same | |
WO2011090577A3 (en) | Multi-gate iii-v quantum well structures | |
GB201010321D0 (en) | Method of forming high-K gate electrode structures after transistor fabrication | |
GB2497046A (en) | Transistor having replacement metal gate and process for fabricating the same | |
WO2015094549A3 (en) | Sulfur-containing thin films | |
BRPI1007604A2 (pt) | "estrutura de semicondutor com ajuste de tensão de limiar através de modificação em empilhamento de portas dielétricas e método de formação de tal estrutura" | |
WO2016209253A8 (en) | Transistor fin formation via cladding on sacrificial core | |
WO2012127244A3 (en) | Transistor device and materials for making | |
GB2526463A (en) | Leakage reduction structures for nanowire transistors | |
GB2491512B (en) | Double gate and tri-gate transistor formed on a bulk substrate and method for forming the transistor | |
WO2012106210A3 (en) | Methods for reducing the metal content in the device layer of soi structures and soi structures produced by such methods | |
JP2011238909A5 (de) | ||
WO2014028598A3 (en) | Method of manufacturing a magnetoresistive-based device | |
EP2533292A3 (de) | Gruppe III-V Transistor mit hoher Elektronenbeweglichkeit (HEMT) vom Anreicherungstyp und Herstellungsverfahren | |
GB201217771D0 (en) | Finfet parasitic capacitance reduction using air gap | |
JP2013016785A5 (de) | ||
WO2012087748A3 (en) | Uniaxially strained quantum well device and method of making same | |
JP2013122580A5 (ja) | 表示装置の作製方法 | |
WO2015028886A3 (en) | Nano-gap electrode and methods for manufacturing same | |
JP2016111107A5 (de) | ||
WO2015017396A3 (en) | GaN DEVICE WITH REDUCED OUTPUT CAPACITANCE AND PROCESS FOR MAKING SAME | |
JP2013247142A5 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |