ATE449144T1 - Siliziumbeschichtung mit niedriger dielektrizitätskonstante, herstellungsverfahren dafür und deren anwendung für integrierte schaltungen - Google Patents

Siliziumbeschichtung mit niedriger dielektrizitätskonstante, herstellungsverfahren dafür und deren anwendung für integrierte schaltungen

Info

Publication number
ATE449144T1
ATE449144T1 AT06792850T AT06792850T ATE449144T1 AT E449144 T1 ATE449144 T1 AT E449144T1 AT 06792850 T AT06792850 T AT 06792850T AT 06792850 T AT06792850 T AT 06792850T AT E449144 T1 ATE449144 T1 AT E449144T1
Authority
AT
Austria
Prior art keywords
silicone
low
application
production process
integrated circuits
Prior art date
Application number
AT06792850T
Other languages
English (en)
Inventor
Yves Giraud
Caroll Vergelatti
Didier Tupinier
Ludovic Odoni
Charlotte Basire
Lise Trouillet
Original Assignee
Bluestar Silicones France
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bluestar Silicones France filed Critical Bluestar Silicones France
Application granted granted Critical
Publication of ATE449144T1 publication Critical patent/ATE449144T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09D—COATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D183/00—Coating compositions based on macromolecular compounds obtained by reactions forming in the main chain of the macromolecule a linkage containing silicon, with or without sulfur, nitrogen, oxygen, or carbon only; Coating compositions based on derivatives of such polymers
    • C09D183/04—Polysiloxanes
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09D—COATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D5/00—Coating compositions, e.g. paints, varnishes or lacquers, characterised by their physical nature or the effects produced; Filling pastes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen
    • H01L21/02216—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312—Organic layers, e.g. photoresist
    • H01L21/3121—Layers comprising organo-silicon compounds
    • H01L21/3122—Layers comprising organo-silicon compounds layers comprising polysiloxane compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/249921—Web or sheet containing structurally defined element or component
    • Y10T428/249953—Composite having voids in a component [e.g., porous, cellular, etc.]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/26—Web or sheet containing structurally defined element or component, the element or component having a specified physical dimension
    • Y10T428/263—Coating layer not in excess of 5 mils thick or equivalent
    • Y10T428/264—Up to 3 mils
    • Y10T428/265—1 mil or less

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wood Science & Technology (AREA)
  • Organic Chemistry (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Formation Of Insulating Films (AREA)
  • Paints Or Removers (AREA)
  • Silicon Polymers (AREA)
  • Application Of Or Painting With Fluid Materials (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
AT06792850T 2005-08-19 2006-08-16 Siliziumbeschichtung mit niedriger dielektrizitätskonstante, herstellungsverfahren dafür und deren anwendung für integrierte schaltungen ATE449144T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0508637A FR2889850B1 (fr) 2005-08-19 2005-08-19 Revetement silicone de faible constante dielectrique, procede de preparation et application aux circuits integres
PCT/EP2006/065370 WO2007020273A1 (fr) 2005-08-19 2006-08-16 Revetement silicone de faible constante dielectrique, procede de preparation et application aux circuits integres

Publications (1)

Publication Number Publication Date
ATE449144T1 true ATE449144T1 (de) 2009-12-15

Family

ID=36293770

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06792850T ATE449144T1 (de) 2005-08-19 2006-08-16 Siliziumbeschichtung mit niedriger dielektrizitätskonstante, herstellungsverfahren dafür und deren anwendung für integrierte schaltungen

Country Status (9)

Country Link
US (1) US8080286B2 (de)
EP (1) EP1915435B1 (de)
JP (1) JP5219813B2 (de)
KR (1) KR101270189B1 (de)
CN (1) CN101283066B (de)
AT (1) ATE449144T1 (de)
DE (1) DE602006010568D1 (de)
FR (1) FR2889850B1 (de)
WO (1) WO2007020273A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011081795A1 (en) * 2009-12-14 2011-07-07 3M Innovative Properties Company Dielectric material with non-linear dielectric constant
CN105916942B (zh) * 2014-01-24 2019-12-03 住友化学株式会社 硅树脂液状组合物
CN110235208B (zh) 2017-01-31 2021-05-11 3M创新有限公司 中压和高压线缆应用的多层应力控制制品及干式接线端
EP3701549A1 (de) * 2017-10-26 2020-09-02 Syed Taymur Ahmad Zusammensetzung mit nicht-newtonschen fluiden für hydrophobe, oleophobe und oleophile beschichtungen und verfahren zur verwendung davon

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4255316A (en) * 1979-04-26 1981-03-10 Dow Corning Corporation Ceramifiable silicone adhesives
JP2531906B2 (ja) 1991-09-13 1996-09-04 インターナショナル・ビジネス・マシーンズ・コーポレイション 発泡重合体
JP3435325B2 (ja) * 1997-02-13 2003-08-11 株式会社東芝 低誘電率珪素酸化膜の形成方法
EP0881668A3 (de) 1997-05-28 2000-11-15 Dow Corning Toray Silicone Company, Ltd. Abscheidung eines elektrisch isolierenden Dünnfilms mit einer niedrigen Dielektrizitätskonstante
JP2000119595A (ja) * 1998-10-14 2000-04-25 Shin Etsu Chem Co Ltd 焼成皮膜形成用オルガノポリシロキサン組成物
KR100683428B1 (ko) * 1999-10-25 2007-02-20 다우 코닝 코포레이션 용액 용해도와 안정성이 우수한 실리콘 수지 조성물
US6313045B1 (en) * 1999-12-13 2001-11-06 Dow Corning Corporation Nanoporous silicone resins having low dielectric constants and method for preparation
US6107357A (en) 1999-11-16 2000-08-22 International Business Machines Corporatrion Dielectric compositions and method for their manufacture
JP2001214127A (ja) 2000-01-31 2001-08-07 Dow Corning Toray Silicone Co Ltd 電気絶縁性薄膜形成性樹脂組成物、および電気絶縁性薄膜の形成方法
US6271273B1 (en) * 2000-07-14 2001-08-07 Shipley Company, L.L.C. Porous materials
US6852648B2 (en) 2000-09-27 2005-02-08 Agere Systems Inc. Semiconductor device having a low dielectric constant dielectric material and process for its manufacture
JP4545973B2 (ja) * 2001-03-23 2010-09-15 富士通株式会社 シリコン系組成物、低誘電率膜、半導体装置および低誘電率膜の製造方法
JP2003124207A (ja) * 2001-10-12 2003-04-25 Hitachi Chem Co Ltd 被膜、被膜形成用塗布液、被膜の製造方法及びその被膜を有する電子部品

Also Published As

Publication number Publication date
JP5219813B2 (ja) 2013-06-26
JP2009505811A (ja) 2009-02-12
KR101270189B1 (ko) 2013-06-04
CN101283066A (zh) 2008-10-08
FR2889850B1 (fr) 2007-11-02
KR20080067613A (ko) 2008-07-21
US8080286B2 (en) 2011-12-20
DE602006010568D1 (de) 2009-12-31
EP1915435A1 (de) 2008-04-30
EP1915435B1 (de) 2009-11-18
FR2889850A1 (fr) 2007-02-23
US20090309195A1 (en) 2009-12-17
WO2007020273A1 (fr) 2007-02-22
CN101283066B (zh) 2012-07-04

Similar Documents

Publication Publication Date Title
Liu et al. Self‐Assembled Monolayers of Cyclohexyl‐Terminated Phosphonic Acids as a General Dielectric Surface for High‐Performance Organic Thin‐Film Transistors
Park et al. Highly Stretchable, High‐Mobility, Free‐Standing All‐Organic Transistors Modulated by Solid‐State Elastomer Electrolytes
TW200731291A (en) Method of manufacture of semiconductor device and conductive compositions used therein
Liao et al. Designed Organophosphonate Self‐Assembled Monolayers Enhance Device Performance of Pentacene‐Based Organic Thin‐Film Transistors
WO2008078516A1 (ja) 酸化シリコン薄膜の製造装置及び形成方法
TW200506015A (en) Coating composition for insulating film production, preparation method of insulation film by using the same, insulation film for semi-conductor device prepared therefrom, and semi-conductor device comprising the same
WO2003063205A3 (en) Poly(organosiloxane) materials and methods for hybrid organic-inorganic dielectrics for integrated circuit applications
TW200613480A (en) Termination coating
WO2007025521A3 (de) Verfahren zur herstellung eines halbleiterbauelements mit einer planaren kontaktierung und halbleiterbauelement
ATE507257T1 (de) Polyorgansiloxan, harzzusammensetzung und strukturierungsverfahren
TW200712000A (en) Method for producing porous silica and apparatus for producing thereof
DE60022746D1 (de) Durch polymerabbau erhältliches nano-poröses material mit niedriger dielektrizitätskonstante
US9459526B2 (en) Process for manufacturing a self-assembled injection monolayer
ATE449144T1 (de) Siliziumbeschichtung mit niedriger dielektrizitätskonstante, herstellungsverfahren dafür und deren anwendung für integrierte schaltungen
JP5430094B2 (ja) フッ素重合体上の接着層を含むデバイス、およびそのようなデバイスの製造方法
Ko et al. Electrically and thermally stable gate dielectrics from thiol–ene cross-linked systems for use in organic thin-film transistors
TW200604253A (en) Method for forming organic silica-based film, organic silica-based film, wiring structure, semiconductor device and composition for forming film
JP2011233884A (ja) 薄膜トランジスタ用誘電性組成物
JP5226715B2 (ja) 有機薄膜トランジスタ、その作製方法、および、それに使用されるゲート絶縁層
TW200802727A (en) Electrical components for microelectronic devices and methods of forming the same
TW200504165A (en) Composition for forming porous film, porous film and method for forming the same, interlevel insulator film, and semiconductor device
Ameri et al. Flexible 3D Graphene Transistors with Ionogel Dielectric for Low‐Voltage Operation and High Current Carrying Capacity
DE602004001781D1 (de) Elektrische leitung beschichtet mit einer haftenden schicht und herstellungsprozess davon
WO2005023940A3 (de) Integrierte schaltung mit einem organischen halbleiter und verfahren zur herstellung einer integrierten schaltung
WO2015011367A3 (fr) Procede de fabrication d'un module thermoelectrique a base de film polymere

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties