ATE443329T1 - Speichervorrichtung mit modus-auswählbarer vorausladung und clock-to-core-taktung - Google Patents

Speichervorrichtung mit modus-auswählbarer vorausladung und clock-to-core-taktung

Info

Publication number
ATE443329T1
ATE443329T1 AT07758147T AT07758147T ATE443329T1 AT E443329 T1 ATE443329 T1 AT E443329T1 AT 07758147 T AT07758147 T AT 07758147T AT 07758147 T AT07758147 T AT 07758147T AT E443329 T1 ATE443329 T1 AT E443329T1
Authority
AT
Austria
Prior art keywords
memory device
cycles
clock signal
clock
signaling interface
Prior art date
Application number
AT07758147T
Other languages
English (en)
Inventor
Chad Bellows
Craig Hampel
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38480284&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ATE443329(T1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Rambus Inc filed Critical Rambus Inc
Application granted granted Critical
Publication of ATE443329T1 publication Critical patent/ATE443329T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1042—Read-write modes for single port memories, i.e. having either a random port or a serial port using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
  • Read Only Memory (AREA)
AT07758147T 2006-03-10 2007-03-08 Speichervorrichtung mit modus-auswählbarer vorausladung und clock-to-core-taktung ATE443329T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/373,394 US7613883B2 (en) 2006-03-10 2006-03-10 Memory device with mode-selectable prefetch and clock-to-core timing
PCT/US2007/063567 WO2007106710A2 (en) 2006-03-10 2007-03-08 Memory device with mode-selectable prefetch and clock-to-core timing

Publications (1)

Publication Number Publication Date
ATE443329T1 true ATE443329T1 (de) 2009-10-15

Family

ID=38480284

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07758147T ATE443329T1 (de) 2006-03-10 2007-03-08 Speichervorrichtung mit modus-auswählbarer vorausladung und clock-to-core-taktung

Country Status (7)

Country Link
US (1) US7613883B2 (de)
EP (3) EP2363861A1 (de)
JP (2) JP2009529754A (de)
KR (1) KR20080104184A (de)
AT (1) ATE443329T1 (de)
DE (1) DE602007002484D1 (de)
WO (1) WO2007106710A2 (de)

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4370327B2 (ja) * 2005-03-14 2009-11-25 パナソニック株式会社 バスコントローラ
US9262326B2 (en) * 2006-08-14 2016-02-16 Qualcomm Incorporated Method and apparatus to enable the cooperative signaling of a shared bus interrupt in a multi-rank memory subsystem
US8136710B2 (en) 2007-03-01 2012-03-20 Cascade Technologies, Llc Powered stapling device
EP3200189B1 (de) 2007-04-12 2021-06-02 Rambus Inc. Speichersystem mit punkt-zu-punkt-anforderungsverbindung
US8146065B2 (en) * 2007-08-13 2012-03-27 International Business Machines Corporation Running time of short running applications by effectively interleaving compilation with computation in a just-in-time environment
JP5706060B2 (ja) * 2007-10-19 2015-04-22 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体記憶装置と品種展開方法
US7742335B2 (en) 2007-10-31 2010-06-22 Micron Technology, Inc. Non-volatile multilevel memory cells
US7848142B2 (en) 2007-10-31 2010-12-07 Micron Technology, Inc. Fractional bits in memory cells
WO2009067496A1 (en) * 2007-11-19 2009-05-28 Rambus Inc. Scheduling based on turnaround event
US7949830B2 (en) * 2007-12-10 2011-05-24 International Business Machines Corporation System and method for handling data requests
US9053031B2 (en) 2007-12-10 2015-06-09 International Business Machines Corporation System and method for handling data access
US7937533B2 (en) * 2007-12-10 2011-05-03 International Business Machines Corporation Structure for handling data requests
US8032713B2 (en) * 2007-12-10 2011-10-04 International Business Machines Corporation Structure for handling data access
US7990990B2 (en) * 2007-12-11 2011-08-02 Macronix International Co., Ltd. Circuit and method for transmitting data stream
US8140771B2 (en) * 2008-02-01 2012-03-20 International Business Machines Corporation Partial cache line storage-modifying operation based upon a hint
US8250307B2 (en) * 2008-02-01 2012-08-21 International Business Machines Corporation Sourcing differing amounts of prefetch data in response to data prefetch requests
US8266381B2 (en) 2008-02-01 2012-09-11 International Business Machines Corporation Varying an amount of data retrieved from memory based upon an instruction hint
US8255635B2 (en) 2008-02-01 2012-08-28 International Business Machines Corporation Claiming coherency ownership of a partial cache line of data
US8117401B2 (en) * 2008-02-01 2012-02-14 International Business Machines Corporation Interconnect operation indicating acceptability of partial data delivery
US8108619B2 (en) 2008-02-01 2012-01-31 International Business Machines Corporation Cache management for partial cache line operations
JP5351145B2 (ja) * 2008-04-22 2013-11-27 パナソニック株式会社 メモリ制御装置、メモリシステム、半導体集積回路およびメモリ制御方法
US7957216B2 (en) * 2008-09-30 2011-06-07 Intel Corporation Common memory device for variable device width and scalable pre-fetch and page size
US8209489B2 (en) * 2008-10-22 2012-06-26 International Business Machines Corporation Victim cache prefetching
US8347037B2 (en) * 2008-10-22 2013-01-01 International Business Machines Corporation Victim cache replacement
US8499124B2 (en) * 2008-12-16 2013-07-30 International Business Machines Corporation Handling castout cache lines in a victim cache
US8117397B2 (en) * 2008-12-16 2012-02-14 International Business Machines Corporation Victim cache line selection
US8225045B2 (en) * 2008-12-16 2012-07-17 International Business Machines Corporation Lateral cache-to-cache cast-in
US8489819B2 (en) 2008-12-19 2013-07-16 International Business Machines Corporation Victim cache lateral castout targeting
WO2010085405A1 (en) 2009-01-22 2010-07-29 Rambus Inc. Maintenance operations in a dram
US8949540B2 (en) 2009-03-11 2015-02-03 International Business Machines Corporation Lateral castout (LCO) of victim cache line in data-invalid state
WO2010116403A1 (ja) * 2009-03-30 2010-10-14 富士通株式会社 プリフェッチ要求回路
US8285939B2 (en) * 2009-04-08 2012-10-09 International Business Machines Corporation Lateral castout target selection
US8347036B2 (en) * 2009-04-09 2013-01-01 International Business Machines Corporation Empirically based dynamic control of transmission of victim cache lateral castouts
US8327073B2 (en) * 2009-04-09 2012-12-04 International Business Machines Corporation Empirically based dynamic control of acceptance of victim cache lateral castouts
US8312220B2 (en) * 2009-04-09 2012-11-13 International Business Machines Corporation Mode-based castout destination selection
US8117390B2 (en) * 2009-04-15 2012-02-14 International Business Machines Corporation Updating partial cache lines in a data processing system
US8140759B2 (en) 2009-04-16 2012-03-20 International Business Machines Corporation Specifying an access hint for prefetching partial cache block data in a cache hierarchy
US9189403B2 (en) 2009-12-30 2015-11-17 International Business Machines Corporation Selective cache-to-cache lateral castouts
US9641464B2 (en) * 2012-04-30 2017-05-02 Nxp Usa, Inc. FIFO buffer system providing same clock cycle response to pop commands
US9323538B1 (en) * 2012-06-29 2016-04-26 Altera Corporation Systems and methods for memory interface calibration
US9275699B2 (en) 2012-08-17 2016-03-01 Rambus Inc. Memory with alternative command interfaces
US9305614B2 (en) * 2012-12-21 2016-04-05 Cypress Semiconductor Corporation Memory device with internal combination logic
US9401802B2 (en) * 2013-07-31 2016-07-26 Fairchild Semiconductor Corporation Side channel power attack defense with pseudo random clock operation
US9842630B2 (en) 2013-10-16 2017-12-12 Rambus Inc. Memory component with adjustable core-to-interface data rate ratio
KR102162804B1 (ko) * 2014-01-15 2020-10-07 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이의 동작 방법
US9779019B2 (en) * 2014-06-05 2017-10-03 Micron Technology, Inc. Data storage layout
US9766946B2 (en) 2015-11-11 2017-09-19 International Business Machines Corporation Selecting processor micro-threading mode
US10402110B2 (en) 2016-08-04 2019-09-03 Rambus Inc. Adjustable access energy and access latency memory system and devices
KR20180066490A (ko) 2016-12-09 2018-06-19 에스케이하이닉스 주식회사 반도체장치
CN109308928B (zh) * 2017-07-28 2020-10-27 华邦电子股份有限公司 存储器装置的行解码器
EP4187539B1 (de) 2017-07-30 2024-06-05 NeuroBlade Ltd. Speicherbasierte verteilte prozessorarchitektur
FR3072104B1 (fr) * 2017-10-05 2019-09-20 Seb S.A. Appareil electromenager comprenant une base comportant une chambre d'ebullition alimentee par gravite
KR102387977B1 (ko) * 2017-11-29 2022-04-19 삼성전자주식회사 적어도 두 개의 채널들을 통해 시스템 온 칩과 통신하는 메모리 장치, 이를 포함하는 전자 장치, 그리고 전자 장치의 동작 방법
US11468925B2 (en) 2018-12-03 2022-10-11 Rambus Inc. DRAM interface mode with improved channel integrity and efficiency at high signaling rates
CN120375877A (zh) 2019-02-12 2025-07-25 拉姆伯斯公司 具有可变存取粒度的存储器
US11055022B2 (en) * 2019-03-25 2021-07-06 Western Digital Technologies, Inc. Storage system and method for early host command fetching in a low queue depth environment
US11281592B2 (en) 2019-11-11 2022-03-22 Advanced Micro Devices, Inc. Dynamic banking and bit separation in memories
US11281981B2 (en) 2019-12-09 2022-03-22 Western Digital Technologies, Inc. Storage system and sorting-based method for random read command prediction in a multi-queue system
US11720364B2 (en) * 2020-03-27 2023-08-08 Intel Corporation Methods and apparatus to dynamically enable and/or disable prefetchers
US11145353B1 (en) * 2020-04-09 2021-10-12 Micron Technology, Inc. Centralized DFE reset generator for a memory device
CN114077415A (zh) * 2020-08-12 2022-02-22 长鑫存储技术(上海)有限公司 先入先出存储器及存储装置
US12079128B2 (en) * 2021-04-29 2024-09-03 Micron Technology, Inc. Techniques for pre-fetching information using pattern detection
US11886376B2 (en) * 2021-08-10 2024-01-30 Micron Technology, Inc. Apparatus including reconfigurable interface and methods of manufacturing the same
US12154634B2 (en) * 2022-02-18 2024-11-26 Infineon Technologies LLC Data path circuit and method
CN119495336A (zh) * 2023-08-21 2025-02-21 格科微电子（上海）有限公司 嵌入式动态存储器、实现方法及集成电路
US12222863B1 (en) * 2023-12-28 2025-02-11 Dell Products L.P. Storage system with efficient data prefetch for multiple storage controllers

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5329489A (en) * 1988-03-31 1994-07-12 Texas Instruments Incorporated DRAM having exclusively enabled column buffer blocks
JPH07130166A (ja) * 1993-09-13 1995-05-19 Mitsubishi Electric Corp 半導体記憶装置および同期型半導体記憶装置
JPH07307090A (ja) * 1994-05-11 1995-11-21 Hitachi Ltd 半導体記憶装置
US5778436A (en) * 1995-03-06 1998-07-07 Duke University Predictive caching system and method based on memory access which previously followed a cache miss
KR100278653B1 (ko) * 1998-01-23 2001-02-01 윤종용 이중 데이터율 모드 반도체 메모리 장치
JP4198271B2 (ja) * 1998-06-30 2008-12-17 富士通マイクロエレクトロニクス株式会社 半導体記憶装置
US6185149B1 (en) * 1998-06-30 2001-02-06 Fujitsu Limited Semiconductor integrated circuit memory
US6240047B1 (en) * 1998-07-06 2001-05-29 Texas Instruments Incorporated Synchronous dynamic random access memory with four-bit data prefetch
JP2000195262A (ja) * 1998-12-25 2000-07-14 Internatl Business Mach Corp <Ibm> Ｓｄｒａｍ及びｓｄｒａｍのデ―タ・アクセス方法
EP1028427B1 (de) * 1999-02-11 2007-07-25 Infineon Technologies North America Corp. Hierarchische Vorausladung in Halbleiterspeicheranordnungen
KR100326939B1 (ko) 1999-09-02 2002-03-13 윤덕용 고속 열 사이클이 가능한 메모리의 파이프라인 구조
KR100578233B1 (ko) * 2000-12-30 2006-05-12 주식회사 하이닉스반도체 동기식메모리장치의 데이터 입출력 가변제어장치
JP5226161B2 (ja) * 2001-02-23 2013-07-03 富士通セミコンダクター株式会社 半導体記憶装置および情報処理システム
JP2002304886A (ja) * 2001-04-06 2002-10-18 Nec Corp 半導体記憶装置
JP2003007052A (ja) * 2001-06-20 2003-01-10 Mitsubishi Electric Corp 半導体記憶装置およびそれを用いたメモリシステム
DE10208716B4 (de) 2002-02-28 2009-03-19 Qimonda Ag Steuerschaltung für ein S-DRAM
US6895474B2 (en) * 2002-04-29 2005-05-17 Micron Technology, Inc. Synchronous DRAM with selectable internal prefetch size
JP3966506B2 (ja) * 2002-07-15 2007-08-29 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体記憶装置
US7149867B2 (en) * 2003-06-18 2006-12-12 Src Computers, Inc. System and method of enhancing efficiency and utilization of memory bandwidth in reconfigurable hardware
JP2005182939A (ja) * 2003-12-22 2005-07-07 Toshiba Corp 半導体記憶装置
US7133324B2 (en) * 2003-12-24 2006-11-07 Samsung Electronics Co., Ltd. Synchronous dynamic random access memory devices having dual data rate 1 (DDR1) and DDR2 modes of operation and methods of operating same
US8190808B2 (en) * 2004-08-17 2012-05-29 Rambus Inc. Memory device having staggered memory operations

Also Published As

Publication number Publication date
US20070214335A1 (en) 2007-09-13
US7613883B2 (en) 2009-11-03
JP2009529754A (ja) 2009-08-20
EP1997111B1 (de) 2009-09-16
JP2012178218A (ja) 2012-09-13
WO2007106710A2 (en) 2007-09-20
EP2088599A1 (de) 2009-08-12
EP1997111A2 (de) 2008-12-03
KR20080104184A (ko) 2008-12-01
DE602007002484D1 (de) 2009-10-29
WO2007106710A3 (en) 2008-01-31
EP2363861A1 (de) 2011-09-07

Similar Documents

Publication Publication Date Title
DE602007002484D1 (de) Speichervorrichtung mit modus-auswählbarer vorausladung und clock-to-core-taktung
CN101162452B (zh) 多输入/输出串行外围接口电路及数据传输方法
US9524771B2 (en) DRAM sub-array level autonomic refresh memory controller optimization
US11935601B2 (en) Bit line sensing circuit comprising a sample and hold circuit
TWI257099B (en) Integrated circuit device for providing selectively variable write latency and method thereof
US9641464B2 (en) FIFO buffer system providing same clock cycle response to pop commands
TW200710662A (en) Micro-tile memory interfaces
TW200710661A (en) Memory controller interface for micro-tiled memory access
US20210193196A1 (en) Energy efficient memory array with optimized burst read and write data access, and scheme for reading and writing data from/to rearranged memory subarray where unused metadata is stored in a sparsity map
TW200632916A (en) Scratch pad block
KR102123524B1 (ko) 반도체 장치
TW200634843A (en) Page buffer circuit of flash memory device
TWI533135B (zh) 記憶體存取方法、記憶體存取控制方法、記憶體裝置與記憶體控制器
CN109359729B (zh) 一种在fpga上实现缓存数据的系统及方法
CN104834483A (zh) 一种提升嵌入式mcu性能的实现方法
US20140269041A1 (en) Emulation of static random access memory (sram) by magnetic random access memory (mram)
WO2007033357A3 (en) Semiconductor memory with reset function
US6708255B2 (en) Variable input/output control device in synchronous semiconductor device
TW200737208A (en) Semiconductor memory device
US20130279271A1 (en) Pipe register circuit and semiconductor memory apparatus having the same
TW200710656A (en) Nonvolatile memory device and method of reducing data transfer time of nonvolatile memory device
KR100543916B1 (ko) 애디티브레이턴시를 갖는 반도체 메모리 소자
US20100268977A1 (en) Method and apparatus for accessing memory units
CN101164038B (zh) 用于快速移位运算的低功率寄存器阵列
KR101814894B1 (ko) 제어 디바이스 및 그 제어 디바이스를 이용하는 액세스 시스템

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties