ATE375007T1 - Verfahren zum herstellen einer asymmetrischen nichtflüchtigen speicherzelle, deren floating- gate mit einer scharfen kante durch kleine, in- situ dotierte polysilizium-spacer versehen ist - Google Patents

Verfahren zum herstellen einer asymmetrischen nichtflüchtigen speicherzelle, deren floating- gate mit einer scharfen kante durch kleine, in- situ dotierte polysilizium-spacer versehen ist

Info

Publication number
ATE375007T1
ATE375007T1 AT03368081T AT03368081T ATE375007T1 AT E375007 T1 ATE375007 T1 AT E375007T1 AT 03368081 T AT03368081 T AT 03368081T AT 03368081 T AT03368081 T AT 03368081T AT E375007 T1 ATE375007 T1 AT E375007T1
Authority
AT
Austria
Prior art keywords
floating gate
dielectric layer
memory cell
gate
gate dielectric
Prior art date
Application number
AT03368081T
Other languages
English (en)
Inventor
Hoe Ang Chew
Hua Lim Eng
Liang Cha Randall Cher
Jia Zhen Zheng
Elgin Quek
Mei Sheng Zhou
Daniel Yen
Original Assignee
Chartered Semiconductor Mfg
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chartered Semiconductor Mfg filed Critical Chartered Semiconductor Mfg
Application granted granted Critical
Publication of ATE375007T1 publication Critical patent/ATE375007T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0411—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/031—Manufacture or treatment of data-storage electrodes
    • H10D64/035—Manufacture or treatment of data-storage electrodes comprising conductor-insulator-conductor-insulator-semiconductor structures

Landscapes

  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
AT03368081T 2002-08-20 2003-08-20 Verfahren zum herstellen einer asymmetrischen nichtflüchtigen speicherzelle, deren floating- gate mit einer scharfen kante durch kleine, in- situ dotierte polysilizium-spacer versehen ist ATE375007T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/224,212 US6544848B1 (en) 2002-08-20 2002-08-20 Method to form an asymmetrical non-volatile memory device using small in-situ doped polysilicon spacers

Publications (1)

Publication Number Publication Date
ATE375007T1 true ATE375007T1 (de) 2007-10-15

Family

ID=22839720

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03368081T ATE375007T1 (de) 2002-08-20 2003-08-20 Verfahren zum herstellen einer asymmetrischen nichtflüchtigen speicherzelle, deren floating- gate mit einer scharfen kante durch kleine, in- situ dotierte polysilizium-spacer versehen ist

Country Status (7)

Country Link
US (1) US6544848B1 (de)
EP (1) EP1391930B1 (de)
JP (1) JP2004080015A (de)
AT (1) ATE375007T1 (de)
DE (1) DE60316641T2 (de)
SG (1) SG103387A1 (de)
TW (1) TWI220571B (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6833588B2 (en) * 2002-10-22 2004-12-21 Advanced Micro Devices, Inc. Semiconductor device having a U-shaped gate structure
US7282426B2 (en) * 2005-03-29 2007-10-16 Freescale Semiconductor, Inc. Method of forming a semiconductor device having asymmetric dielectric regions and structure thereof
KR100766234B1 (ko) 2006-05-15 2007-10-10 주식회사 하이닉스반도체 플래쉬 메모리 소자 및 그의 제조방법
FR2980302A1 (fr) 2011-09-20 2013-03-22 St Microelectronics Crolles 2 Procede de protection d'une couche d'un empilement vertical et dispositif correspondant
US20130099330A1 (en) * 2011-10-25 2013-04-25 Intermolecular, Inc. Controllable Undercut Etching of Tin Metal Gate Using DSP+
US8501566B1 (en) * 2012-09-11 2013-08-06 Nanya Technology Corp. Method for fabricating a recessed channel access transistor device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5963806A (en) 1996-12-09 1999-10-05 Mosel Vitelic, Inc. Method of forming memory cell with built-in erasure feature
US6117733A (en) 1998-05-27 2000-09-12 Taiwan Semiconductor Manufacturing Company Poly tip formation and self-align source process for split-gate flash cell
US6369420B1 (en) * 1998-07-02 2002-04-09 Silicon Storage Technology, Inc. Method of self-aligning a floating gate to a control gate and to an isolation in an electrically erasable and programmable memory cell, and a cell made thereby
US6236082B1 (en) * 1998-08-13 2001-05-22 National Semiconductor Corporation Floating gate semiconductor device with reduced erase voltage
US6090668A (en) 1999-02-11 2000-07-18 Taiwan Semiconductor Manufacturing Company Method to fabricate sharp tip of poly in split gate flash
US6133098A (en) * 1999-05-17 2000-10-17 Halo Lsi Design & Device Technology, Inc. Process for making and programming and operating a dual-bit multi-level ballistic flash memory
US6242308B1 (en) 1999-07-16 2001-06-05 Taiwan Semiconductor Manufacturing Company Method of forming poly tip to improve erasing and programming speed split gate flash
US6204126B1 (en) 2000-02-18 2001-03-20 Taiwan Semiconductor Manufacturing Company Method to fabricate a new structure with multi-self-aligned for split-gate flash
US6495420B2 (en) * 2001-02-12 2002-12-17 Vanguard International Semiconductor Corporation Method of making a single transistor non-volatile memory device

Also Published As

Publication number Publication date
DE60316641D1 (de) 2007-11-15
SG103387A1 (en) 2004-04-29
EP1391930B1 (de) 2007-10-03
JP2004080015A (ja) 2004-03-11
TWI220571B (en) 2004-08-21
EP1391930A1 (de) 2004-02-25
TW200403840A (en) 2004-03-01
DE60316641T2 (de) 2008-08-28
US6544848B1 (en) 2003-04-08

Similar Documents

Publication Publication Date Title
CN1038080C (zh) 具有隔离晶体管的eeprom单元及其制造与操作方法
US8557696B2 (en) Split gate flash cell and method for making the same
US20080280431A1 (en) Method of fabricating flash memory device
KR100607785B1 (ko) 스플릿 게이트 플래시 이이피롬의 제조방법
US6573555B1 (en) Source side injection programming and tip erasing P-channel split gate flash memory cell
ATE375007T1 (de) Verfahren zum herstellen einer asymmetrischen nichtflüchtigen speicherzelle, deren floating- gate mit einer scharfen kante durch kleine, in- situ dotierte polysilizium-spacer versehen ist
JP2004006795A (ja) スプリットゲートメモリ装置及びその製造方法
KR960036089A (ko) 플래쉬 이이피롬 셀 및 그 제조방법
TW441039B (en) Source side injection flash EEPROM memory cell and operation
US7485917B2 (en) Split gate flash memory cell and fabrication method thereof
KR100387267B1 (ko) 멀티 레벨 플래쉬 이이피롬 셀 및 그 제조 방법
TWI555213B (zh) 快閃記憶體閘極結構及其製作方法
WO2007117977A2 (en) Memory cell with reduced size and standby current
US20030197219A1 (en) Flash memory device and fabricating method therefor
KR20040025241A (ko) 스플리트형 플래시 메모리 셀의 게이트 전극 및 그 제조방법
KR100442151B1 (ko) 비휘발성 메모리 셀의 플로팅 게이트 제조방법
KR20090050389A (ko) 게이트 구조물, 비 휘발성 메모리 셀 및 이의 제조방법
KR20050005057A (ko) 비휘발성 반도체 소자 및 그 제조방법
KR100788371B1 (ko) 플래시 메모리 소자 제조 방법
KR100474738B1 (ko) 플래쉬 메모리의 셀 제조 방법
KR20080092543A (ko) 플래시 메모리 소자 및 그 제조 방법
KR20050111167A (ko) 커플링비를 향상시킬 수 있는 비휘발성 반도체 메모리 소자
CN1263149C (zh) 非易失性存储器及其制造方法
KR0123235B1 (ko) 플래쉬 이이피롬 셀 제조방법
KR0172274B1 (ko) 비휘발성 메모리 셀 및 그 제조방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties