ATE344546T1 - Phasenregelkreis mit inkrementiellen phasendetektoren und umsetzer zum kombinieren einer logikoperation mit einer digital/analog umsetzung - Google Patents
Phasenregelkreis mit inkrementiellen phasendetektoren und umsetzer zum kombinieren einer logikoperation mit einer digital/analog umsetzungInfo
- Publication number
- ATE344546T1 ATE344546T1 AT03729901T AT03729901T ATE344546T1 AT E344546 T1 ATE344546 T1 AT E344546T1 AT 03729901 T AT03729901 T AT 03729901T AT 03729901 T AT03729901 T AT 03729901T AT E344546 T1 ATE344546 T1 AT E344546T1
- Authority
- AT
- Austria
- Prior art keywords
- phase
- digital
- converter
- relates
- logic operation
- Prior art date
Links
- 238000006243 chemical reaction Methods 0.000 title abstract 2
- 238000000034 method Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/1806—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop the frequency divider comprising a phase accumulator generating the frequency divided signal
Landscapes
- Analogue/Digital Conversion (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transmission And Conversion Of Sensor Element Output (AREA)
- Control Of Electric Motors In General (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DKPA200200933 | 2002-06-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE344546T1 true ATE344546T1 (de) | 2006-11-15 |
Family
ID=29796995
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT03729901T ATE344546T1 (de) | 2002-06-19 | 2003-06-18 | Phasenregelkreis mit inkrementiellen phasendetektoren und umsetzer zum kombinieren einer logikoperation mit einer digital/analog umsetzung |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7425851B2 (de) |
| EP (1) | EP1518323B1 (de) |
| CN (1) | CN1675840A (de) |
| AT (1) | ATE344546T1 (de) |
| AU (1) | AU2003240428A1 (de) |
| DE (1) | DE60309474D1 (de) |
| WO (1) | WO2004001974A1 (de) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB0402137D0 (en) * | 2004-01-30 | 2004-03-03 | Smithkline Beecham Corp | Novel compounds |
| US7680217B2 (en) * | 2006-09-28 | 2010-03-16 | Wilson William B | Methods and systems for coding of a bang-bang detector |
| US8509371B2 (en) * | 2009-09-29 | 2013-08-13 | Analog Devices, Inc. | Continuous-rate clock recovery circuit |
| FR3032072B1 (fr) | 2015-01-23 | 2018-05-11 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Dispositif de synthese de frequence a boucle de retroaction |
| FR3098664B1 (fr) * | 2019-07-08 | 2021-07-23 | Commissariat Energie Atomique | Dispositif de synthèse de fréquence à boucle de rétroaction |
| EP3791768B1 (de) | 2019-09-16 | 2023-07-12 | Arçelik Anonim Sirketi | Geschirrspüler mit verbesserter waschwirksamkeit |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5410188A (en) | 1992-12-22 | 1995-04-25 | National Semiconductor Corporation | Enhanced integrated waveshaping circuit |
| US5317283A (en) | 1993-06-08 | 1994-05-31 | Nokia Mobile Phones, Ltd. | Method to reduce noise in PLL frequency synthesis |
| US5373255A (en) | 1993-07-28 | 1994-12-13 | Motorola, Inc. | Low-power, jitter-compensated phase locked loop and method therefor |
| JPH0795052A (ja) | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | 周波数同期回路 |
| KR960016812B1 (ko) * | 1994-11-26 | 1996-12-21 | 재단법인 한국전자통신연구소 | 하이브리드 주파수 합성기(Hybrid Frequency Synthesizer) |
| US5909130A (en) | 1996-04-30 | 1999-06-01 | Lucent Technologies Inc. | Digital lock detector for phase-locked loop |
| US5999060A (en) | 1998-03-30 | 1999-12-07 | Zuta; Marc | Digital frequency synthesizer system and method |
| DE19714142C1 (de) | 1997-04-05 | 1998-05-20 | Lucent Tech Network Sys Gmbh | Phasendetektor |
| DE19727810C1 (de) | 1997-06-30 | 1999-02-18 | Siemens Ag | Hochfrequenz-Signalgenerator |
| US6188288B1 (en) | 1999-01-12 | 2001-02-13 | Radiocom Corporation | Fully integrated digital frequency synthesizer |
-
2003
- 2003-06-18 CN CNA03818950XA patent/CN1675840A/zh active Pending
- 2003-06-18 DE DE60309474T patent/DE60309474D1/de not_active Expired - Lifetime
- 2003-06-18 AT AT03729901T patent/ATE344546T1/de not_active IP Right Cessation
- 2003-06-18 AU AU2003240428A patent/AU2003240428A1/en not_active Abandoned
- 2003-06-18 WO PCT/DK2003/000404 patent/WO2004001974A1/en active IP Right Grant
- 2003-06-18 US US10/518,740 patent/US7425851B2/en not_active Expired - Fee Related
- 2003-06-18 EP EP03729901A patent/EP1518323B1/de not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CN1675840A (zh) | 2005-09-28 |
| US7425851B2 (en) | 2008-09-16 |
| US20050220181A1 (en) | 2005-10-06 |
| EP1518323B1 (de) | 2006-11-02 |
| EP1518323A1 (de) | 2005-03-30 |
| AU2003240428A1 (en) | 2004-01-06 |
| WO2004001974A1 (en) | 2003-12-31 |
| DE60309474D1 (de) | 2006-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101212625B1 (ko) | 시간-디지털 컨버터 및 그것의 동작 방법 | |
| US7554372B1 (en) | Digital dead-time controller for pulse width modulators | |
| US7227476B1 (en) | Dither scheme using pulse-density modulation (dither PDM) | |
| JP4760909B2 (ja) | Ｐｗｍ信号生成回路 | |
| US20090218999A1 (en) | DC converter which has switching control unit to select PWM signal or PFM signal | |
| US7961055B2 (en) | PLL circuit and oscillator device | |
| US7791387B1 (en) | Fine-resolution edge-extending pulse width modulator | |
| TW200713829A (en) | Delay cell of voltage controlled delay line using digital and analog control scheme | |
| KR20050006885A (ko) | 다중 위상 클럭을 위한 디지털 듀티 사이클 보정 회로 및그 방법 | |
| WO2004072589A3 (en) | Digital control system and method for switched mode power supply | |
| CN101873131A (zh) | 延迟锁相环和驱动延迟锁相环的方法 | |
| TW200518431A (en) | Multiphase DC-DC converter with reduced ripple | |
| US11936296B2 (en) | Digital controller for high-performance multiphase VRM with current balancing and near-ideal transient response | |
| JP2008193298A (ja) | 電力増幅システム | |
| US9197227B2 (en) | Semiconductor device | |
| JP4310036B2 (ja) | タイミング信号発生回路、及び、それを備えた半導体検査装置 | |
| ATE344546T1 (de) | Phasenregelkreis mit inkrementiellen phasendetektoren und umsetzer zum kombinieren einer logikoperation mit einer digital/analog umsetzung | |
| JP4836603B2 (ja) | Ｄｃ−ｄｃコンバータ | |
| US7923979B2 (en) | Control system for dynamically adjusting output voltage of voltage converter | |
| KR0154789B1 (ko) | 직류레벨 포획장치가 결합된 위상동기루프 | |
| JP2010219679A (ja) | 音量調整装置 | |
| SE0201159L (sv) | Kvadraturfasstyrslinga | |
| DE602004021405D1 (de) | Elektronische messschaltung | |
| KR101042220B1 (ko) | 소프트 스타트 회로 및 직류-직류 변환기 및 그 구동 방법 | |
| DE602004031304D1 (de) | Phasenregelkreis, der automatisch verstärkung setzt |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |