ATE293797T1 - Testzugriffs-portsteuerungsvorrichtung (tap) und verfahren zur beseitigung interner intermediärer abtastprüffehler - Google Patents
Testzugriffs-portsteuerungsvorrichtung (tap) und verfahren zur beseitigung interner intermediärer abtastprüffehlerInfo
- Publication number
- ATE293797T1 ATE293797T1 AT01969807T AT01969807T ATE293797T1 AT E293797 T1 ATE293797 T1 AT E293797T1 AT 01969807 T AT01969807 T AT 01969807T AT 01969807 T AT01969807 T AT 01969807T AT E293797 T1 ATE293797 T1 AT E293797T1
- Authority
- AT
- Austria
- Prior art keywords
- scan test
- tap
- debugging
- internal
- signal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318555—Control logic
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31705—Debugging aspects, e.g. using test circuits for debugging, using dedicated debugging test circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
- G01R31/318563—Multiple simultaneous testing of subparts
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
- Measuring Leads Or Probes (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/678,412 US6785854B1 (en) | 2000-10-02 | 2000-10-02 | Test access port (TAP) controller system and method to debug internal intermediate scan test faults |
PCT/EP2001/011401 WO2002029568A2 (en) | 2000-10-02 | 2001-10-02 | A test access port (tap) controller system and method to debug internal intermediate scan test faults |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE293797T1 true ATE293797T1 (de) | 2005-05-15 |
Family
ID=24722674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT01969807T ATE293797T1 (de) | 2000-10-02 | 2001-10-02 | Testzugriffs-portsteuerungsvorrichtung (tap) und verfahren zur beseitigung interner intermediärer abtastprüffehler |
Country Status (6)
Country | Link |
---|---|
US (1) | US6785854B1 (de) |
EP (1) | EP1236053B1 (de) |
JP (1) | JP3996055B2 (de) |
AT (1) | ATE293797T1 (de) |
DE (1) | DE60110199T2 (de) |
WO (1) | WO2002029568A2 (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7200783B2 (en) * | 2003-11-04 | 2007-04-03 | Texas Instruments Incorporated | Removable and replaceable TAP domain selection circuitry |
US7065481B2 (en) * | 1999-11-30 | 2006-06-20 | Synplicity, Inc. | Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer |
US7072818B1 (en) | 1999-11-30 | 2006-07-04 | Synplicity, Inc. | Method and system for debugging an electronic system |
US7240303B1 (en) | 1999-11-30 | 2007-07-03 | Synplicity, Inc. | Hardware/software co-debugging in a hardware description language |
US7222315B2 (en) | 2000-11-28 | 2007-05-22 | Synplicity, Inc. | Hardware-based HDL code coverage and design analysis |
US6934898B1 (en) * | 2001-11-30 | 2005-08-23 | Koninklijke Philips Electronics N.V. | Test circuit topology reconfiguration and utilization techniques |
US7039840B2 (en) * | 2002-05-20 | 2006-05-02 | Mindspeed Technologies, Inc. | Method and apparatus for high update rate integrated circuit boundary scan |
US7827510B1 (en) | 2002-06-07 | 2010-11-02 | Synopsys, Inc. | Enhanced hardware debugging with embedded FPGAS in a hardware description language |
DE602004008234T2 (de) * | 2003-03-04 | 2008-05-08 | Koninklijke Philips Electronics N.V. | Automatisches detektieren und routen von testsignalen |
DE60323851D1 (de) * | 2003-12-17 | 2008-11-13 | St Microelectronics Res & Dev | TAP Multiplexer |
US7475303B1 (en) * | 2003-12-29 | 2009-01-06 | Mips Technologies, Inc. | HyperJTAG system including debug probe, on-chip instrumentation, and protocol |
US7243318B1 (en) * | 2004-08-30 | 2007-07-10 | Sprint Communications Company L.P. | Integrated test processor (ITP) for a system on chip (SOC) that includes a network on chip (NOC) |
US8437281B2 (en) * | 2007-03-27 | 2013-05-07 | Cisco Technology, Inc. | Distributed real-time data mixing for conferencing |
EP2133705A4 (de) * | 2007-03-29 | 2011-03-30 | Fujitsu Ltd | Fehlerlokalisierungseinrichtung, fehlerlokalisierungsverfahren und integrierte schaltung |
US8383862B2 (en) * | 2007-11-01 | 2013-02-26 | Adeka Corporation | Salt compound, cationic polymerization initiator and cationically polymerizable composition |
US9121892B2 (en) | 2012-08-13 | 2015-09-01 | Analog Devices Global | Semiconductor circuit and methodology for in-system scan testing |
WO2020240233A1 (en) * | 2019-05-31 | 2020-12-03 | Micron Technology, Inc. | Memory component provided with a jtag test interface comprising a matrix of instruction registers |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA834008B (en) * | 1982-06-11 | 1984-03-28 | Int Computers Ltd | Data processing system |
JPH01217278A (ja) * | 1988-02-26 | 1989-08-30 | Mitsubishi Electric Corp | 集積回路 |
JPH01263739A (ja) * | 1988-04-14 | 1989-10-20 | Nec Corp | 情報処理装置 |
US5048021A (en) * | 1989-08-28 | 1991-09-10 | At&T Bell Laboratories | Method and apparatus for generating control signals |
JP2627464B2 (ja) * | 1990-03-29 | 1997-07-09 | 三菱電機株式会社 | 集積回路装置 |
JPH04250371A (ja) * | 1991-01-28 | 1992-09-07 | Toshiba Corp | テスト回路 |
US5254942A (en) * | 1991-04-25 | 1993-10-19 | Daniel D'Souza | Single chip IC tester architecture |
JPH0763821A (ja) * | 1993-06-30 | 1995-03-10 | Kawasaki Steel Corp | テスト回路 |
TW253942B (de) * | 1994-01-31 | 1995-08-11 | At & T Corp | |
JP3310096B2 (ja) * | 1994-03-30 | 2002-07-29 | 株式会社東芝 | 集積回路装置 |
GB2290877B (en) * | 1994-07-01 | 1997-08-20 | Advanced Risc Mach Ltd | Integrated circuit test controller |
US5636227A (en) | 1994-07-08 | 1997-06-03 | Advanced Risc Machines Limited | Integrated circuit test mechansim and method |
US5592493A (en) * | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
US5862152A (en) * | 1995-11-13 | 1999-01-19 | Motorola, Inc. | Hierarchically managed boundary-scan testable module and method |
US5898701A (en) | 1995-12-21 | 1999-04-27 | Cypress Semiconductor Corporation | Method and apparatus for testing a device |
US5774475A (en) | 1996-12-05 | 1998-06-30 | National Semiconductor Corporation | Testing scheme that re-uses original stimulus for testing circuitry embedded within a larger circuit |
KR100240662B1 (ko) * | 1997-09-25 | 2000-01-15 | 윤종용 | 제이태그에 의한 다이나믹램 테스트장치 |
US6314539B1 (en) * | 1998-10-21 | 2001-11-06 | Xilinx, Inc. | Boundary-scan register cell with bypass circuit |
US6584590B1 (en) * | 1999-08-13 | 2003-06-24 | Lucent Technologies Inc. | JTAG port-sharing device |
-
2000
- 2000-10-02 US US09/678,412 patent/US6785854B1/en not_active Expired - Lifetime
-
2001
- 2001-10-02 EP EP01969807A patent/EP1236053B1/de not_active Expired - Lifetime
- 2001-10-02 AT AT01969807T patent/ATE293797T1/de not_active IP Right Cessation
- 2001-10-02 JP JP2002533074A patent/JP3996055B2/ja not_active Expired - Fee Related
- 2001-10-02 DE DE60110199T patent/DE60110199T2/de not_active Expired - Lifetime
- 2001-10-02 WO PCT/EP2001/011401 patent/WO2002029568A2/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
EP1236053A2 (de) | 2002-09-04 |
JP2004510989A (ja) | 2004-04-08 |
WO2002029568A3 (en) | 2002-06-13 |
DE60110199D1 (de) | 2005-05-25 |
JP3996055B2 (ja) | 2007-10-24 |
WO2002029568A2 (en) | 2002-04-11 |
DE60110199T2 (de) | 2006-01-19 |
EP1236053B1 (de) | 2005-04-20 |
US6785854B1 (en) | 2004-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE293797T1 (de) | Testzugriffs-portsteuerungsvorrichtung (tap) und verfahren zur beseitigung interner intermediärer abtastprüffehler | |
US11041905B2 (en) | Combinatorial serial and parallel test access port selection in a JTAG interface | |
ATE462980T1 (de) | Ic-testverfahren und vorrichtung | |
US7269770B1 (en) | AC coupled line testing using boundary scan test methodology | |
TW200739106A (en) | Test system and method for testing electronic devices using a pipelined testing architecture | |
WO2006138488A3 (en) | Reduced-pin-count-testing architectures for applying test patterns | |
EP1360513A4 (de) | Mehrfacherfassungs-dft-system zum detektieren oder auffinden von überschreitenden taktbereichsfehlern während der selbstprüfung oder scan-prüfung | |
ATE399331T1 (de) | Verfahren und vorrichtung für eingebetteten eingebauten selbsttest (bist) elektronischer schaltungen und systeme | |
WO2006063043A3 (en) | Reduced signaling interface method & apparatus | |
DE602006012082D1 (de) | Ic-testverfahren und vorrichtung | |
DE60221836D1 (de) | Verfahren und vorrichtung zur optimierten parallelen prüfung und zum zugriff auf elektronische schaltung | |
DE602004012714D1 (de) | Verfahren und vorrichtung zum prüfen integrierter schaltungen | |
CN108983077B (zh) | 一种基于jtag链路的电路板测试系统及测试方法 | |
EP0548585A3 (de) | ||
EP2053515A1 (de) | Boundary-scan-verfahren, system und einrichtung | |
DE69712236D1 (de) | Fehlerdiagnosevorrichtung für CMOS-integrierte Schaltungen und Diagnoseverfahren | |
WO2009105762A3 (en) | Methods and apparatus that selectively use or bypass a remote pin electronics block to test at least one device under test | |
TWI370907B (en) | A semiconductor device and a method of automatic fault-testing of logic blocks | |
ATE472106T1 (de) | Ic-testverfahren und vorrichtung | |
ATE531131T1 (de) | Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen | |
TW200739109A (en) | Test method, test system and assist board | |
CN107340467B (zh) | 测试系统 | |
WO2004077528A3 (en) | A very small pin count ic tester | |
TW200500618A (en) | Ancillary equipment for testing semiconductor integrated circuit | |
US11500017B1 (en) | Testing memory elements using an internal testing interface |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |