ATE264520T1 - Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen - Google Patents

Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen

Info

Publication number
ATE264520T1
ATE264520T1 AT01953031T AT01953031T ATE264520T1 AT E264520 T1 ATE264520 T1 AT E264520T1 AT 01953031 T AT01953031 T AT 01953031T AT 01953031 T AT01953031 T AT 01953031T AT E264520 T1 ATE264520 T1 AT E264520T1
Authority
AT
Austria
Prior art keywords
result
instruction
exception
processors
register file
Prior art date
Application number
AT01953031T
Other languages
English (en)
Inventor
Paul Stravers
Original Assignee
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv filed Critical Koninkl Philips Electronics Nv
Application granted granted Critical
Publication of ATE264520T1 publication Critical patent/ATE264520T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Computer And Data Communications (AREA)
AT01953031T 2000-02-16 2001-01-24 Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen ATE264520T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/505,986 US6851044B1 (en) 2000-02-16 2000-02-16 System and method for eliminating write backs with buffer for exception processing
PCT/EP2001/000775 WO2001061469A2 (en) 2000-02-16 2001-01-24 Apparatus and method for reducing register write traffic in processors with exception routines

Publications (1)

Publication Number Publication Date
ATE264520T1 true ATE264520T1 (de) 2004-04-15

Family

ID=24012699

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01953031T ATE264520T1 (de) 2000-02-16 2001-01-24 Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen

Country Status (6)

Country Link
US (1) US6851044B1 (de)
EP (1) EP1208424B1 (de)
JP (1) JP2004508607A (de)
AT (1) ATE264520T1 (de)
DE (1) DE60102777T2 (de)
WO (1) WO2001061469A2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004010288A1 (en) * 2002-07-19 2004-01-29 Xelerated Ab Method and apparatus for pipelined processing of data packets
AU2003281596A1 (en) * 2002-07-19 2004-02-09 Xelerated Ab A processor and a method in the processor, the processor comprising a programmable pipeline and at least one interface engine
US7290153B2 (en) * 2004-11-08 2007-10-30 Via Technologies, Inc. System, method, and apparatus for reducing power consumption in a microprocessor
US8250231B2 (en) 2004-12-22 2012-08-21 Marvell International Ltd. Method for reducing buffer capacity in a pipeline processor
WO2007057831A1 (en) * 2005-11-15 2007-05-24 Nxp B.V. Data processing method and apparatus
CN104216681B (zh) * 2013-05-31 2018-02-13 华为技术有限公司 一种cpu指令处理方法和处理器

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228497A (en) * 1977-11-17 1980-10-14 Burroughs Corporation Template micromemory structure for a pipelined microprogrammable data processing system
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
US6370623B1 (en) 1988-12-28 2002-04-09 Philips Electronics North America Corporation Multiport register file to accommodate data of differing lengths
JPH0719222B2 (ja) * 1989-03-30 1995-03-06 日本電気株式会社 ストアバッフア
AU629007B2 (en) 1989-12-29 1992-09-24 Sun Microsystems, Inc. Apparatus for accelerating store operations in a risc computer
US5222240A (en) 1990-02-14 1993-06-22 Intel Corporation Method and apparatus for delaying writing back the results of instructions to a processor
GB2241801B (en) 1990-03-05 1994-03-16 Intel Corp Data bypass structure in a register file on a microprocessor chip to ensure data integrity
JPH04367936A (ja) * 1991-06-17 1992-12-21 Mitsubishi Electric Corp スーパースカラープロセッサ
US5471626A (en) * 1992-05-06 1995-11-28 International Business Machines Corporation Variable stage entry/exit instruction pipeline
US5898882A (en) * 1993-01-08 1999-04-27 International Business Machines Corporation Method and system for enhanced instruction dispatch in a superscalar processor system utilizing independently accessed intermediate storage
JPH08212083A (ja) 1995-02-07 1996-08-20 Oki Electric Ind Co Ltd 割り込み処理装置
JP3490191B2 (ja) 1995-06-30 2004-01-26 株式会社東芝 計算機
US20020161985A1 (en) * 1999-10-01 2002-10-31 Gearty Margaret Rose Microcomputer/floating point processor interface and method for synchronization of cpu and fpu pipelines

Also Published As

Publication number Publication date
JP2004508607A (ja) 2004-03-18
WO2001061469A2 (en) 2001-08-23
DE60102777T2 (de) 2009-10-08
EP1208424A2 (de) 2002-05-29
US6851044B1 (en) 2005-02-01
EP1208424B1 (de) 2004-04-14
WO2001061469A3 (en) 2002-02-21
DE60102777D1 (de) 2004-05-19

Similar Documents

Publication Publication Date Title
WO2001061478A3 (en) System and method for reducing write traffic in processors
US5812868A (en) Method and apparatus for selecting a register file in a data processing system
US7941652B2 (en) Apparatus and computer program product for implementing atomic data tracing
KR920001334A (ko) 멀티프로세서 또는 파이프 라인식 프로세서 시스템에서 데이타의 보존을 확실히 하는 방법
KR890007162A (ko) 데이타 처리장치
RU2003115617A (ru) Способ и устройство обработки данных для сохранения возвратного состояния
KR960011613A (ko) 데이터 처리장치
KR860007589A (ko) 데이터 처리장치
DE69228380T2 (de) Verfahren zur erhöhung der datenverarbeitungsgeschwindigkeit in einem rechnersystem
KR910006856A (ko) 어드레스 레지스터를 이용하여 동적으로 버스제어를 실행하는 마이크로컴퓨터
KR960001991A (ko) 정보 처리 장치
Sales Symbian OS Internals
ATE264520T1 (de) Vorrichtung und verfahren zur verminderung von datenschreibverkehr in prozessoren mit ausnahmeroutinen
JPS5530730A (en) Data processor
KR880014471A (ko) 가상 머신 시스템용의 게스트 머신 실행 제어시스템
GB2387697A (en) Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device
ATE172310T1 (de) Datencache-speicher und verfahren zur speicherfehlerbehandlung während zurückschreiben
JPS61123959A (ja) 着脱自在なメモリモジユ−ルを有する電子機器
DE502004005875D1 (de) Verfahren und vorrichtung zur sicherung von konsistenten speicherinhalten in redundanten speichereinheiten
ATE239255T1 (de) Prozessor oder zentraleinheit mit internem register für peripheriezustand
JP2004508607A5 (de)
US20020032846A1 (en) Memory management apparatus and method
DE60335724D1 (de) Vorrichtung und verfahren zur verarbeitung von geschachtelten unterbrechungen
KR890015119A (ko) 데이타 처리기
TW200502846A (en) System and method preventing exceptional execution of central processing unit and the computer readable storage medium

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties