ATE239936T1 - Verfahren und vorrichtung zum schreiben und lesen eines pufferspeichers - Google Patents
Verfahren und vorrichtung zum schreiben und lesen eines pufferspeichersInfo
- Publication number
- ATE239936T1 ATE239936T1 AT00962165T AT00962165T ATE239936T1 AT E239936 T1 ATE239936 T1 AT E239936T1 AT 00962165 T AT00962165 T AT 00962165T AT 00962165 T AT00962165 T AT 00962165T AT E239936 T1 ATE239936 T1 AT E239936T1
- Authority
- AT
- Austria
- Prior art keywords
- buffer memory
- writing
- reading
- addressing device
- read
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19935499 | 1999-07-28 | ||
PCT/DE2000/002501 WO2001009710A1 (de) | 1999-07-28 | 2000-07-28 | Verfahren und vorrichtung zum schreiben und lesen eines pufferspeichers |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE239936T1 true ATE239936T1 (de) | 2003-05-15 |
Family
ID=7916389
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT00962165T ATE239936T1 (de) | 1999-07-28 | 2000-07-28 | Verfahren und vorrichtung zum schreiben und lesen eines pufferspeichers |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP1116098B1 (de) |
JP (1) | JP2003506813A (de) |
KR (1) | KR20010075263A (de) |
CN (1) | CN1159646C (de) |
AT (1) | ATE239936T1 (de) |
DE (1) | DE50002059D1 (de) |
WO (1) | WO2001009710A1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1294482C (zh) * | 2004-06-08 | 2007-01-10 | 大唐微电子技术有限公司 | 支持16位和32位字宽存储器的启动方法及装置 |
US9189199B2 (en) | 2012-12-06 | 2015-11-17 | Nvidia Corporation | Folded FIFO memory generator |
KR102521298B1 (ko) * | 2018-02-14 | 2023-04-14 | 에스케이하이닉스 주식회사 | 메모리 컨트롤러 및 그 동작 방법 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0299264A3 (de) * | 1987-07-15 | 1991-03-20 | Advanced Micro Devices, Inc. | Warteschlangengerät für die Verarbeitung von Datenwörtern/Instruktionen variabler Länge in einem einzigen Taktzyklus |
GB2291230B (en) * | 1992-10-15 | 1996-10-16 | Fujitsu Ltd | Fifo memory devices |
-
2000
- 2000-07-28 CN CNB00801504XA patent/CN1159646C/zh not_active Expired - Fee Related
- 2000-07-28 KR KR1020017003623A patent/KR20010075263A/ko not_active Application Discontinuation
- 2000-07-28 WO PCT/DE2000/002501 patent/WO2001009710A1/de not_active Application Discontinuation
- 2000-07-28 JP JP2001514656A patent/JP2003506813A/ja active Pending
- 2000-07-28 AT AT00962165T patent/ATE239936T1/de not_active IP Right Cessation
- 2000-07-28 EP EP00962165A patent/EP1116098B1/de not_active Expired - Lifetime
- 2000-07-28 DE DE50002059T patent/DE50002059D1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1319202A (zh) | 2001-10-24 |
JP2003506813A (ja) | 2003-02-18 |
EP1116098A1 (de) | 2001-07-18 |
EP1116098B1 (de) | 2003-05-07 |
CN1159646C (zh) | 2004-07-28 |
WO2001009710A1 (de) | 2001-02-08 |
KR20010075263A (ko) | 2001-08-09 |
DE50002059D1 (de) | 2003-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0616335A3 (de) | Nichtflüchtige Halbleiterspeichervorrichtung mit Statusregister und Prüfverfahren dafür | |
WO2004040453A3 (en) | Method and apparatus for grouping pages within a block | |
KR920013462A (ko) | 반도체 기억장치 | |
ATE178724T1 (de) | Parallelverarbeitungsredundanzs-vorrichtung und - verfahren für schnellere zugriffszeit und kleinere matrizeoberfläche | |
ATE332563T1 (de) | Dynamische spaltenblockauswahl | |
ATE475180T1 (de) | Registerlesen für flüchtigen speicher | |
TW338106B (en) | Semiconductor memory testing apparatus | |
DE69421429T2 (de) | Halbleiterspeicher mit eingebautem parallelen Bitprüfmodus | |
ATE526666T1 (de) | Speicheranordnung mit einem befehl für verzögertes schreiben | |
DE60228585D1 (de) | Speicheranordnung mit unterschiedlicher "burst" addressierungsreihefolge für lese- und schreibvorgänge | |
DK264287A (da) | Pagineret lager til en databehandlingsenhed | |
ATE378683T1 (de) | Kompensation einer langen lesezeit einer speichervorrichtung in datenvergleichs- und schreiboperationen | |
TW200707453A (en) | Information processing apparatus and method, memory control device and method, recording medium, and program | |
DE69630228D1 (de) | Flash-speichersystem mit reduzierten störungen und verfahren dazu | |
ATE462185T1 (de) | Verfahren und vorrichtung zur lese-bitleitungs- klemmung für verstärkungszellen-dram-bausteine | |
ATE239936T1 (de) | Verfahren und vorrichtung zum schreiben und lesen eines pufferspeichers | |
KR910014943A (ko) | 다포트 ram 및 정보처리장치 | |
ATE273536T1 (de) | Verfahren und vorrichtung zur zugriffsteuerung von gemeinsamem speicher | |
KR970706577A (ko) | 메모리 시스템내의 페이지 액세스 및 블록전송을 개선하는 회로, 시스템 및 방법(circuits, systems and methods for improving page accesses and block transfers in a memory system) | |
EP0863513A3 (de) | Verfahren und Anordnung zum Einschreiben von Daten in einen Speicher mit garantiert begrenzter Anzahl von Umschreibungen | |
KR970059911A (ko) | 리프레쉬 기능이 없는 dram 구성의 캐쉬 메모리 장치 | |
DE59604631D1 (de) | Festspeicher und verfahren zur ansteuerung desselben | |
TW200509127A (en) | Method and system reading magnetic memory | |
ES458285A1 (es) | Perfeccionamientos en sistemas de proceso de datos. | |
TW200632739A (en) | Method and device for burst reading/writing memory data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
REN | Ceased due to non-payment of the annual fee |