ATE156280T1 - System für verteilte mehrfachrechnerkommunikation - Google Patents

System für verteilte mehrfachrechnerkommunikation

Info

Publication number
ATE156280T1
ATE156280T1 AT92901473T AT92901473T ATE156280T1 AT E156280 T1 ATE156280 T1 AT E156280T1 AT 92901473 T AT92901473 T AT 92901473T AT 92901473 T AT92901473 T AT 92901473T AT E156280 T1 ATE156280 T1 AT E156280T1
Authority
AT
Austria
Prior art keywords
semaphore
bit
added
processor
execute
Prior art date
Application number
AT92901473T
Other languages
English (en)
Inventor
Alan J Schiffleger
Original Assignee
Cray Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Research Inc filed Critical Cray Research Inc
Application granted granted Critical
Publication of ATE156280T1 publication Critical patent/ATE156280T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526—Mutual exclusion algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Exchange Systems With Centralized Control (AREA)
AT92901473T 1991-02-14 1991-11-22 System für verteilte mehrfachrechnerkommunikation ATE156280T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/655,296 US5434970A (en) 1991-02-14 1991-02-14 System for distributed multiprocessor communication

Publications (1)

Publication Number Publication Date
ATE156280T1 true ATE156280T1 (de) 1997-08-15

Family

ID=24628327

Family Applications (2)

Application Number Title Priority Date Filing Date
AT96200086T ATE192862T1 (de) 1991-02-14 1991-11-22 System für verteilte mehrfachrechnerkommunikation
AT92901473T ATE156280T1 (de) 1991-02-14 1991-11-22 System für verteilte mehrfachrechnerkommunikation

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AT96200086T ATE192862T1 (de) 1991-02-14 1991-11-22 System für verteilte mehrfachrechnerkommunikation

Country Status (5)

Country Link
US (3) US5434970A (de)
EP (2) EP0571395B1 (de)
AT (2) ATE192862T1 (de)
DE (2) DE69127101T2 (de)
WO (1) WO1992015061A1 (de)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5822601A (en) * 1989-12-29 1998-10-13 Packard Bell Nec Apparatus to allow a CPU to control the relocation of code blocks for other CPUs
US5848276A (en) * 1993-12-06 1998-12-08 Cpu Technology, Inc. High speed, direct register access operation for parallel processing units
US5598579A (en) * 1994-04-25 1997-01-28 Compaq Computer Corporation System fpr transferring data between two buses using control registers writable by host processor connected to system bus and local processor coupled to local bus
JP3502471B2 (ja) * 1995-03-27 2004-03-02 富士通株式会社 自律分散指示書制御装置
US5696939A (en) * 1995-09-29 1997-12-09 Hewlett-Packard Co. Apparatus and method using a semaphore buffer for semaphore instructions
US5931923A (en) * 1996-02-16 1999-08-03 Advanced Micro Devices, Inc. System for accessing control to a peripheral device utilizing a synchronization primitive within the peripheral device
US7131133B1 (en) * 1996-09-18 2006-10-31 Kabushiki Kaisha Toshiba Access control method and information utilization apparatus
US5933824A (en) * 1996-12-23 1999-08-03 Lsi Logic Corporation Methods and apparatus for locking files within a clustered storage environment
US6073218A (en) * 1996-12-23 2000-06-06 Lsi Logic Corp. Methods and apparatus for coordinating shared multiple raid controller access to common storage devices
US6263425B1 (en) * 1997-07-08 2001-07-17 National Semiconductor Corporation Circuit that implements semaphores in a multiprocessor environment without reliance on atomic test and set operations of the processor cores
US6324689B1 (en) * 1998-09-30 2001-11-27 Compaq Computer Corporation Mechanism for re-writing an executable having mixed code and data
US20040030873A1 (en) * 1998-10-22 2004-02-12 Kyoung Park Single chip multiprocessing microprocessor having synchronization register file
US6701429B1 (en) * 1998-12-03 2004-03-02 Telefonaktiebolaget Lm Ericsson(Publ) System and method of start-up in efficient way for multi-processor systems based on returned identification information read from pre-determined memory location
US6463532B1 (en) * 1999-02-23 2002-10-08 Compaq Computer Corporation System and method for effectuating distributed consensus among members of a processor set in a multiprocessor computing system through the use of shared storage resources
GB2348975A (en) * 1999-04-09 2000-10-18 Pixelfusion Ltd Parallel data processing systems
US7627736B2 (en) 1999-04-09 2009-12-01 Clearspeed Technology Plc Thread manager to control an array of processing elements
US7506136B2 (en) 1999-04-09 2009-03-17 Clearspeed Technology Plc Parallel data processing apparatus
US7526630B2 (en) 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
WO2001016742A2 (en) * 1999-08-31 2001-03-08 Times N Systems, Inc. Network shared memory
JP4388643B2 (ja) * 1999-10-15 2009-12-24 富士通株式会社 マルチチャンネル信号処理装置
US6823472B1 (en) 2000-05-11 2004-11-23 Lsi Logic Corporation Shared resource manager for multiprocessor computer system
US7680178B2 (en) 2000-08-24 2010-03-16 Sirf Technology, Inc. Cross-correlation detection and elimination in a receiver
WO2002016960A1 (en) * 2000-08-24 2002-02-28 Sirf Technology, Inc. Apparatus for reducing auto-correlation or cross-correlation in weak cdma signals
US6996504B2 (en) * 2000-11-14 2006-02-07 Mississippi State University Fully scalable computer architecture
US7996592B2 (en) * 2001-05-02 2011-08-09 Nvidia Corporation Cross bar multipath resource controller system and method
US6938253B2 (en) * 2001-05-02 2005-08-30 Portalplayer, Inc. Multiprocessor communication system and method
DE10122505A1 (de) * 2001-05-10 2002-11-14 Giesecke & Devrient Gmbh Verfahren zum Schützen eines Rechners gegen Manipulation von Registerinhalten und Rechner zum Durchführen des Verfahrens
US20030028594A1 (en) * 2001-07-31 2003-02-06 International Business Machines Corporation Managing intended group membership using domains
JP2003050789A (ja) * 2001-08-07 2003-02-21 Fujitsu Ltd 回路、プロセッサ、及びマルチプロセッサシステム
US9009427B2 (en) 2001-12-26 2015-04-14 Cisco Technology, Inc. Mirroring mechanisms for storage area networks and network based virtualization
US20070094466A1 (en) * 2001-12-26 2007-04-26 Cisco Technology, Inc., A Corporation Of California Techniques for improving mirroring operations implemented in storage area networks and network based virtualization
US20090259817A1 (en) * 2001-12-26 2009-10-15 Cisco Technology, Inc. Mirror Consistency Checking Techniques For Storage Area Networks And Network Based Virtualization
US20070094464A1 (en) * 2001-12-26 2007-04-26 Cisco Technology, Inc. A Corporation Of California Mirror consistency checking techniques for storage area networks and network based virtualization
US7174552B2 (en) * 2002-01-12 2007-02-06 Intel Corporation Method of accessing a resource by a process based on a semaphore of another process
US6845305B1 (en) 2002-09-11 2005-01-18 Ford Motor Company Engine torque control for a hybrid electric vehicle using estimated engine torque
US7390092B2 (en) 2002-11-08 2008-06-24 Belliveau Richard S Image projection lighting devices with visible and infrared imaging
US7577727B2 (en) * 2003-06-27 2009-08-18 Newisys, Inc. Dynamic multiple cluster system reconfiguration
US7627869B2 (en) * 2003-08-21 2009-12-01 Nxp B.V. Hardware register access via task tag ID
JP4658050B2 (ja) 2003-09-02 2011-03-23 サーフ テクノロジー インコーポレイテッド 衛星測位信号用の信号処理システム
US7484045B2 (en) * 2004-03-30 2009-01-27 Intel Corporation Store performance in strongly-ordered microprocessor architecture
US7921250B2 (en) * 2004-07-29 2011-04-05 International Business Machines Corporation Method to switch the lock-bits combination used to lock a page table entry upon receiving system reset exceptions
EP1632854A1 (de) 2004-08-23 2006-03-08 Sun Microsystems France S.A. Verfahren und Vorrichtung zur Benutzung eines seriellen Kabels als Quorum-Gerät in einem Cluster
EP1748361A1 (de) * 2004-08-23 2007-01-31 Sun Microsystems France S.A. Verfahren und Vorrichtung zur Benutzung eines USB-Kabels als Quorum-Gerät in einem Cluster
US8212838B2 (en) 2005-05-27 2012-07-03 Ati Technologies, Inc. Antialiasing system and method
US7613346B2 (en) 2005-05-27 2009-11-03 Ati Technologies, Inc. Compositing in multiple video processing unit (VPU) systems
US20060271717A1 (en) * 2005-05-27 2006-11-30 Raja Koduri Frame synchronization in multiple video processing unit (VPU) systems
US7649537B2 (en) 2005-05-27 2010-01-19 Ati Technologies, Inc. Dynamic load balancing in multiple video processing unit (VPU) systems
US7663635B2 (en) 2005-05-27 2010-02-16 Ati Technologies, Inc. Multiple video processor unit (VPU) memory mapping
US8054314B2 (en) 2005-05-27 2011-11-08 Ati Technologies, Inc. Applying non-homogeneous properties to multiple video processing units (VPUs)
US8209492B2 (en) * 2005-06-14 2012-06-26 Hewlett-Packard Development Company, L.P. Systems and methods of accessing common registers in a multi-core processor
EP1934668B1 (de) 2005-09-06 2016-03-16 Beyond Blades Ltd. Dreidimensionale mehrschichtige modulare computerarchitektur
US8279910B2 (en) * 2006-03-02 2012-10-02 Qualcomm Incorporated Method and apparatus for code space search in a receiver
WO2008020271A1 (en) * 2006-08-18 2008-02-21 Freescale Semiconductor, Inc. Method for performing plurality of bit operations and a device having plurality of bit operations capabilities
US20080229062A1 (en) * 2007-03-12 2008-09-18 Lorenzo Di Gregorio Method of sharing registers in a processor and processor
US8239701B2 (en) * 2009-07-28 2012-08-07 Lsi Corporation Methods and apparatus for power allocation in a storage system
US8271811B2 (en) * 2009-11-05 2012-09-18 Lsi Corporation Methods and apparatus for load-based power management of PHY logic circuits of a SAS device based upon a current workload
JP2013250690A (ja) * 2012-05-31 2013-12-12 Renesas Electronics Corp データ処理装置、マイクロコントローラ、およびデータ処理装置の自己診断方法
US9064437B2 (en) * 2012-12-07 2015-06-23 Intel Corporation Memory based semaphores

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735360A (en) * 1971-08-25 1973-05-22 Ibm High speed buffer operation in a multi-processing system
US3916383A (en) * 1973-02-20 1975-10-28 Memorex Corp Multi-processor data processing system
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
US4280176A (en) * 1978-12-26 1981-07-21 International Business Machines Corporation Memory configuration, address interleaving, relocation and access control system
US4380798A (en) * 1980-09-15 1983-04-19 Motorola, Inc. Semaphore register including ownership bits
DE3151120C2 (de) * 1981-12-23 1983-12-01 Siemens AG, 1000 Berlin und 8000 München Datenverarbeitungsanlage mit Arbeitsspeicher und mehreren in Serie geschalteten Prozessoren
US4574350A (en) * 1982-05-19 1986-03-04 At&T Bell Laboratories Shared resource locking apparatus
US4594657A (en) * 1983-04-22 1986-06-10 Motorola, Inc. Semaphore for memory shared by two asynchronous microcomputers
US4661900A (en) * 1983-04-25 1987-04-28 Cray Research, Inc. Flexible chaining in vector processor with selective use of vector registers as operand and result registers
US4636942A (en) * 1983-04-25 1987-01-13 Cray Research, Inc. Computer vector multiprocessing control
US4901230A (en) * 1983-04-25 1990-02-13 Cray Research, Inc. Computer vector multiprocessing control with multiple access memory and priority conflict resolution method
US5175838A (en) * 1984-10-05 1992-12-29 Hitachi, Ltd. Memory circuit formed on integrated circuit device and having programmable function
CA1239227A (en) * 1984-10-17 1988-07-12 Randy D. Pfeifer Method of and arrangement for ordering of multiprocessor operations in a multiprocessor system
US4725946A (en) * 1985-06-27 1988-02-16 Honeywell Information Systems Inc. P and V instructions for semaphore architecture in a multiprogramming/multiprocessing environment
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4745545A (en) * 1985-06-28 1988-05-17 Cray Research, Inc. Memory reference control in a multiprocessor
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4951193A (en) * 1986-09-05 1990-08-21 Hitachi, Ltd. Parallel computer with distributed shared memories and distributed task activating circuits
US5129089A (en) * 1987-12-18 1992-07-07 Digital Equipment Corporation Distributed interlock apparatus and distributed interlock management method
US5050070A (en) * 1988-02-29 1991-09-17 Convex Computer Corporation Multi-processor computer system having self-allocating processors
FR2631470A1 (fr) * 1988-05-11 1989-11-17 Labo Electronique Physique Unite de controle d'un circuit integre de traitement de donnees
EP0343646B1 (de) * 1988-05-26 1995-12-13 Hitachi, Ltd. Taskausführungssteuerverfahren für ein Multiprozessorsystem mit Post/Warte-Prozedur
US5050072A (en) * 1988-06-17 1991-09-17 Modular Computer Systems, Inc. Semaphore memory to reduce common bus contention to global memory with localized semaphores in a multiprocessor system
US5043886A (en) * 1988-09-16 1991-08-27 Digital Equipment Corporation Load/store with write-intent for write-back caches
US4965718A (en) * 1988-09-29 1990-10-23 International Business Machines Corporation Data processing system incorporating a memory resident directive for synchronizing multiple tasks among plurality of processing elements by monitoring alternation of semaphore data
US5167029A (en) * 1989-12-13 1992-11-24 International Business Machines Corporation Data processing system and associated process using memory cards having data modify functions utilizing a data mask and an internal register
US5165038A (en) * 1989-12-29 1992-11-17 Supercomputer Systems Limited Partnership Global registers for a multiprocessor system
US5168547A (en) * 1989-12-29 1992-12-01 Supercomputer Systems Limited Partnership Distributed architecture for input/output for a multiprocessor system
US5123094A (en) * 1990-01-26 1992-06-16 Apple Computer, Inc. Interprocessor communications includes second CPU designating memory locations assigned to first CPU and writing their addresses into registers
JP2665813B2 (ja) * 1990-02-23 1997-10-22 三菱電機株式会社 記憶制御装置
US5289588A (en) * 1990-04-24 1994-02-22 Advanced Micro Devices, Inc. Interlock acquisition for critical code section execution in a shared memory common-bus individually cached multiprocessor system
US5297271A (en) * 1990-09-21 1994-03-22 Chips And Technologies, Inc. Method and apparatus for performing a read-write-modify operation in a VGA compatible controller

Also Published As

Publication number Publication date
DE69132195T2 (de) 2001-01-18
DE69127101T2 (de) 1998-03-05
ATE192862T1 (de) 2000-05-15
EP0712076B1 (de) 2000-05-10
US5920714A (en) 1999-07-06
EP0571395B1 (de) 1997-07-30
EP0712076A2 (de) 1996-05-15
WO1992015061A1 (en) 1992-09-03
US5367690A (en) 1994-11-22
EP0571395A1 (de) 1993-12-01
US5434970A (en) 1995-07-18
EP0712076A3 (de) 1996-11-06
DE69132195D1 (de) 2000-06-15
DE69127101D1 (de) 1997-09-04

Similar Documents

Publication Publication Date Title
DE69127101D1 (de) System für verteilte mehrfachrechnerkommunikation
US4399503A (en) Dynamic disk buffer control unit
US5442802A (en) Asynchronous co-processor data mover method and means
ATE185205T1 (de) Risc mikroprozessorarchitektur mit mehrere registersätze von unterschiedlichen typen
KR940015852A (ko) 긴 명령 워드를 갖는 처리기
JPS6436336A (en) Calculator system
GB2171230A (en) Using 8-bit and 16-bit modules in a 16-bit microprocessor system
DE3582962D1 (de) Verfahren und vorrichtung zum speicherzugriff in mehrprozessorsystemen.
GB1412689A (en) Description driven micro-programmable multi-processor system
KR940018742A (ko) 슈퍼스칼라 프로세서 시스템에서 복수의 명령어를 단일 사이클로 디스패치하기 위한 방법 및 장치
DE3687724D1 (de) Digitalprozessorsteuerung.
KR850000718A (ko) 멀티 프로세서시스템
KR960700475A (ko) 명령어 실행 제어를 위해 명령어에 태그를 할당하는 시스템 및 방법
KR910003498A (ko) 마이크로 프로세서
JP3431941B2 (ja) データ処理システムにおける命令の実行順序を決定する方法および装置
ATE10401T1 (de) Datenverarbeitungssystem mit vorrichtung zum adressieren interner register.
KR870011540A (ko) 멀티 프로세서 시스템의 시스템 관리장치
DE60044695D1 (de) Cachespeicher und System
JPS6058487B2 (ja) デ−タ処理装置
KR880003241A (ko) 데이타 처리 시스템
DE3687159D1 (de) Multiprozessor-datenverarbeitungssystem.
KR850006742A (ko) 데이터 처리장치
KR960003652B1 (ko) 버스 감시기를 이용한 불가분 싸이클 지원방법
KR960018958A (ko) 다중 프로세서 시스템에서 아토믹 명령어 수행시 데이타 버퍼를 사용한 메인 메모리 액세스 장치
GB1348171A (en) Status marking of variables