WO2024036680A1 - 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法 - Google Patents

一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法 Download PDF

Info

Publication number
WO2024036680A1
WO2024036680A1 PCT/CN2022/118960 CN2022118960W WO2024036680A1 WO 2024036680 A1 WO2024036680 A1 WO 2024036680A1 CN 2022118960 W CN2022118960 W CN 2022118960W WO 2024036680 A1 WO2024036680 A1 WO 2024036680A1
Authority
WO
WIPO (PCT)
Prior art keywords
single crystal
layer
nitride
dimensional material
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2022/118960
Other languages
English (en)
French (fr)
Inventor
王新强
刘放
陈兆营
郭昱成
王涛
盛博文
沈波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Publication of WO2024036680A1 publication Critical patent/WO2024036680A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/018Bonding of wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/01Manufacture or treatment
    • H10H20/011Manufacture or treatment of bodies, e.g. forming semiconductor layers
    • H10H20/013Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials
    • H10H20/0133Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials
    • H10H20/01335Manufacture or treatment of bodies, e.g. forming semiconductor layers having light-emitting regions comprising only Group III-V materials with a substrate not being Group III-V materials the light-emitting regions comprising nitride materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10HINORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H29/00Integrated devices, or assemblies of multiple devices, comprising at least one light-emitting semiconductor element covered by group H10H20/00
    • H10H29/10Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00
    • H10H29/14Integrated devices comprising at least one light-emitting semiconductor component covered by group H10H20/00 comprising multiple light-emitting semiconductor components
    • H10H29/142Two-dimensional arrangements, e.g. asymmetric LED layout

Definitions

  • the present invention relates to the preparation technology of semiconductor light-emitting devices, and in particular to a preparation method of a single crystal nitride Micro-LED array based on a non-single crystal substrate.
  • nitride semiconductors are usually heteroepitaxially grown on single crystal substrates with matching lattice symmetry.
  • high-transmittance single-crystal sapphire substrates are usually selected to prepare nitride light-emitting devices
  • single-crystal silicon or single-crystal silicon carbide substrates are usually selected to prepare electronic devices.
  • the above-mentioned single crystal substrates cannot fully meet the requirements of light emitting efficiency, transparency, heat dissipation and other aspects of light-emitting devices.
  • Single crystal nitride films can be realized by using single crystal two-dimensional material-assisted epitaxy on non-single crystal substrates such as quartz.
  • the epitaxial film will The interface interaction of 2D materials will be stronger than the interface interaction between 2D materials and non-single crystal substrates, causing the epitaxial film to be broken due to partial interface separation during growth or cooling;
  • the thickness of the epitaxial film is less than 1 micron, The dislocation density of epitaxial films is usually higher than 3 ⁇ 10 10 cm -2 , and the half-width of the rocking curve of the corresponding X-ray diffraction (0002) crystal plane is greater than 1 degree, resulting in low electro-optical conversion efficiency of light-emitting devices prepared on it, and electronic devices
  • the current leakage is serious and cannot meet the application requirements in fields such as flexible LED, ultraviolet LED, and radio frequency power devices, especially the research and development requirements in the field of micro-light-
  • the present invention proposes a method for preparing a single crystal nitride Micro-LED array based on a non-single crystal substrate.
  • the preparation method of the single crystal nitride Micro-LED array based on a non-single crystal substrate of the present invention includes the following steps:
  • a) Provide a non-single crystal substrate, which is made of rigid non-metallic materials; perform double-sided polishing of the non-single crystal substrate;
  • the two-dimensional atomic crystal induction layer has a single crystal structure with doped atoms and is exposed to the two-dimensional atomic crystal.
  • the doped atoms on the surface of the induction layer provide surface unsaturated dangling bonds, which serve as nucleation sites for single crystal nitride and provide the required modified surface for single crystal nitride growth;
  • a first through hole array composed of a plurality of periodically two-dimensionally arranged through holes is formed on the first two-dimensional material mask layer, with equal periods of rows and columns. , the depth of each through hole is consistent with the thickness of the first two-dimensional material mask layer, and the diameter of the through hole is less than 2/3 of the first through hole array period;
  • c) Deposit a second layer of single crystal nitride on the first two-dimensional material mask layer.
  • the surface of the first two-dimensional material mask layer other than the first through hole array does not have surface unsaturated dangling bonds and cannot grow single crystals.
  • Nitride the area of the corresponding template layer below the first via array, has surface unsaturated dangling bonds and can grow single crystal nitride to achieve the first dislocation filtering, that is, in the template layer not corresponding to the first via array Dislocations cannot enter the upper second layer of single crystal nitride;
  • a second through hole array composed of a plurality of periodically two-dimensionally arranged through holes on the second two-dimensional material mask layer.
  • the depth of each through hole The thickness of the second two-dimensional material mask layer is consistent, and the period and shape of the second via hole array are consistent with the first via hole array, but the position of the second via hole array is horizontally offset from the first via hole array, and the horizontal offset is Move so that the outer edge of the through holes of the second through hole array is tangent to the outer edge of the through holes of the first through hole array;
  • c) Deposit a third layer of single crystal nitride on the second two-dimensional material mask layer.
  • the surface on the second two-dimensional material mask layer other than the second through hole array area does not have surface unsaturated dangling bonds and cannot grow single crystal nitride.
  • Crystal nitride, the area of the corresponding dislocation filter layer below the second via hole array can grow single crystal nitride to achieve the second dislocation filtering, that is, dislocations in the dislocation filter layer corresponding to the non-second via hole array It cannot enter the third layer of single crystal nitride in the upper layer;
  • a third through hole array composed of a plurality of periodically two-dimensionally arranged through holes is formed on the third two-dimensional material mask layer, with equal periods of rows and columns.
  • the depth of each through hole is consistent with the thickness of the third two-dimensional material mask layer
  • the diameter of the through hole is 1/2 to 3/4 of the third through hole array period
  • the third through hole array period is the same as the first through hole array period. The hole array period is consistent;
  • c) Deposit a single crystal nitride functional structure on the third two-dimensional material mask layer.
  • the surface on the third two-dimensional material mask layer other than the third via hole array area does not have surface unsaturated dangling bonds and cannot grow single crystals.
  • Nitride functional structure, the corresponding area of the single crystal nitride film under the third through hole array can grow the nitride functional structure in a single crystal, and the single crystal nitride functional structure is one of the ultraviolet or visible light emitting diode structures; by controlling the deposition
  • the growth temperature and the stoichiometric ratio of the nitrogen source and Group III source flow rates during the process are such that the lateral size of the single crystal nitride functional structure is equal to the lateral size of the circular via area, and only longitudinal growth is performed, the single crystal nitride functional structure
  • the height is greater than the thickness of the third two-dimensional material mask layer, forming a single crystal nitride Micro-LED array with the same periodic
  • c) Laser is incident from the back of the non-single crystal substrate, and the laser heats the two-dimensional atomic crystal induction layer between the non-single crystal substrate and the template layer through lattice resonance absorption, and melts the two-dimensional atomic crystal induction layer to achieve non-single crystal substrate.
  • the single crystal substrate is separated from the structure above the two-dimensional atomic crystal induction layer to obtain a flexible single crystal nitride Micro-LED array and a reusable non-single crystal substrate.
  • the bandgap width of the non-single crystal substrate is greater than 5eV
  • the lattice mismatch with the nitride semiconductor is greater than 20%
  • the thermal expansion coefficient mismatch is greater than 50%
  • the visible light transparency is greater than 0.99
  • the melting point is high
  • one of quartz, mica, corundum and diamond is used.
  • the two-dimensional atomic crystal induction layer adopts graphene with a single crystal structure having doped atoms.
  • the doped atoms are nitrogen atoms or oxygen atoms, and the proportion of nitrogen atoms or oxygen atoms is greater than 1%.
  • the thickness is 1 to 10nm, and the doped atoms provide surface unsaturated dangling bonds as nucleation sites for nitrides, without the need for additional modification of the two-dimensional atomic crystal induction layer.
  • the first layer of single crystal nitride is grown using metal-organic chemical vapor deposition technology, molecular beam epitaxy, hydride vapor phase epitaxy, magnetron sputtering or pulsed laser deposition technology, and the growth temperature is 900°C ⁇ 1250°C, the stoichiometric ratio of the flow rates of nitrogen source and III source, that is, V/III, is 300 to 1000.
  • the III source is a metal or metal organic source
  • the nitrogen source is ammonia or nitrogen
  • the compound is AlN or a composite structure of AlGaN and AlN, the band gap is greater than 5eV, the thickness of the template layer is 500nm ⁇ 1000nm, and the dislocation density of the template layer is lower than 5 ⁇ 10 10 cm -2 and higher than 1 ⁇ 10 9 cm -2 .
  • the first two-dimensional material mask layer is made of polycrystalline or amorphous graphene, boron nitride or transition metal chalcogenide, with a thickness of 10 nm to 30 nm.
  • step 2) the specific process of mask protection and selective etching is as follows: spin-coat photoresist on the upper surface of the first two-dimensional material mask layer, and pass through the mask with a set periodic shape.
  • the photoresist is processed by template exposure, and the photoresist denatured by exposure is removed through chemical etching, and the undenatured photoresist with a set periodic shape provides mask protection; selective etching uses plasma etching.
  • the first two-dimensional material mask layer with mask protection is directly etched by techniques such as etching or reactive ion etching. The areas without mask protection are etched, and the areas with mask protection are not etched and are removed by chemical cleaning.
  • the remaining photoresist layer will have a set periodic shape transferred from the photoresist layer to the first two-dimensional material mask layer.
  • the shape of the through hole is a cylinder; the period of the first through hole array is 0.1 ⁇ m to 50 ⁇ m.
  • the second layer of single crystal nitride is grown using metal-organic chemical vapor deposition technology, molecular beam epitaxy, hydride vapor phase epitaxy, magnetron sputtering or pulsed laser deposition technology, and the growth temperature is 900°C ⁇ At 1250°C, the stoichiometric ratio of the flow rate of the nitrogen source and the III source, that is, V group/III group, is 300 to 1000.
  • the second layer of single crystal nitride is AlN or a composite structure of AlGaN and AlN, and the bandgap width is greater than 5eV.
  • step 2) the growth temperature is increased to 1000°C to 1350°C, and the group V/group III ratio is increased to 1500 to 5000.
  • the thickness of the dislocation filtering layer is 500nm ⁇ 2000nm, and the dislocation density is lower than 1 ⁇ 10 9 cm -2 .
  • the second two-dimensional material mask layer is composed of polycrystalline or amorphous graphene, boron nitride, transition metal chalcogenide, etc., and has a thickness of 10 nm to 30 nm.
  • the third layer of single crystal nitride is grown using metal-organic chemical vapor deposition technology, molecular beam epitaxy, hydride vapor phase epitaxy, magnetron sputtering or pulsed laser deposition technology, and the growth temperature is 900°C ⁇ At 1250°C, the stoichiometric ratio of the flow rate of the nitrogen source and the III source, that is, V group/III group, is 300 to 1000.
  • the third layer of single crystal nitride is AlN or a composite structure of AlGaN and AlN, and the bandgap width is greater than 5eV.
  • the growth temperature is increased to 1000°C to 1350°C, and the group V/group III ratio is increased to 1500 to 5000.
  • the thickness of the single crystal nitride film is 500nm to 2000nm, and the dislocation density is less than 1 ⁇ 10 8 cm -2 .
  • the third two-dimensional material mask layer is composed of polycrystalline or amorphous graphene, boron nitride, transition metal chalcogenide, etc., and has a thickness of 10 nm to 30 nm.
  • the growth temperature is 900°C to 1250°C, and the stoichiometric ratio of the flow rate of the nitrogen source and the group III source, that is, group V/group III, is 300 to 1000;
  • the single crystal nitride functional structure is the array element It is composed of n-type layer, quantum structure and p-type layer, with a height of 0.5 ⁇ m ⁇ 3 ⁇ m.
  • step 5) a), polymethylmethacrylate (PPMA) or polydimethylsiloxane (PDMS) is spin-coated.
  • PPMA polymethylmethacrylate
  • PDMS polydimethylsiloxane
  • the flexible protective layer is composed of PMMA, transparent conductive film or other flexible organic materials.
  • infrared laser, ultraviolet laser or visible laser is incident from the back side of the non-single crystal substrate; the wavelength of the infrared laser is greater than 800 nm.
  • the present invention obtains a dislocation filter layer with a dislocation density lower than 1 ⁇ 10 9 cm -2 by preparing a two-dimensional material mask layer, and further obtains a single crystal nitride with a dislocation density lower than 1 ⁇ 10 8 cm -2 Thin films can achieve ultra-high quality single crystal nitride functional structures on non-single crystal substrates with large lattice mismatch and large thermal expansion coefficient mismatch.
  • Radio frequency devices, power devices, light-emitting devices and detection devices, etc. have process universality; using laser to destroy the interface between the epitaxial structure and the non-single crystal substrate can achieve lossless separation of the epitaxial structure and multiple times of the non-single crystal substrate Reusable, energy-saving and environmentally friendly, simple process and suitable for mass production.
  • Figure 1 is a cross-sectional view of the template layer obtained by the preparation method of a single crystal nitride Micro-LED array based on a non-single crystal substrate according to the present invention
  • Figure 2 is a cross-sectional view of a dislocation filter layer obtained according to the preparation method of a single crystal nitride Micro-LED array based on a non-single crystal substrate of the present invention
  • Figure 3 is a cross-sectional view of a single crystal nitride film obtained according to the preparation method of a single crystal nitride Micro-LED array based on a non-single crystal substrate of the present invention
  • Figure 4 is a cross-sectional view of a single crystal nitride Micro-LED array prepared according to the method for preparing a single crystal nitride Micro-LED array based on a non-single crystal substrate of the present invention
  • Figure 5 is a cross-sectional view of a flexible single crystal nitride Micro-LED array obtained by the method for preparing a single crystal nitride Micro-LED array based on a non-single crystal substrate of the present invention.
  • a) Provide a non-single crystal substrate 1.
  • the band gap of the non-single crystal substrate is greater than 5eV
  • the lattice mismatch with the nitride semiconductor is greater than 20%
  • the thermal expansion coefficient mismatch is greater than 50%
  • the visible light transparency is greater than 0.99
  • the melting point is greater than Quartz at 1200°C; double-sided polishing of non-single crystal substrates;
  • the two-dimensional atomic crystal induction layer is a single crystal structure with nitrogen doped atoms, and nitrogen atoms account for It is 1.2% and has a thickness of 5nm.
  • the doping atoms exposed on the surface of the two-dimensional atomic crystal induction layer provide surface unsaturated dangling bonds, which serve as nucleation sites for nitride and provide the required modified surface for single crystal nitride growth. ;
  • the first two-dimensional material mask layer is polycrystalline graphene with a thickness of 15 nm;
  • the shape of the through hole is a cylinder; forming a first through hole array composed of a plurality of periodically two-dimensionally arranged through holes on the first two-dimensional material mask layer, rows Equal to the period of the column, the depth of each through hole is consistent with the thickness of the first two-dimensional material mask layer, the diameter of the through hole is 1/2 of the period of the first through hole array, and the period of the first through hole array is 5 ⁇ m;
  • c) Use metal-organic chemical vapor deposition technology to deposit single crystal AlN on the first two-dimensional material mask layer to form a second layer of single crystal nitride.
  • the growth temperature is 1050°C
  • the stoichiometric ratio of the flow rate of the nitrogen source and the III source is That is, Group V/III is 500
  • the bandgap width of the second layer of single crystal nitride is greater than 5eV
  • the surface of the first two-dimensional material mask layer other than the first through hole array does not have surface unsaturated dangling bonds and cannot grow.
  • Single crystal nitride the area of the corresponding template layer below the first via array, has surface unsaturated dangling bonds that can grow single crystal nitride to achieve the first dislocation filtering, that is, the template layer corresponding to the non-first via array
  • the dislocations in cannot enter the upper second layer of single crystal nitride;
  • the growth temperature increases to 1150°C and the Group V/III ratio increases to 2000, causing the thickness of the second layer of single crystal nitride to exceed the thickness of the first two-dimensional material mask layer and continue to grow vertically while expanding laterally.
  • the nearly stress-free state of the lateral expansion process causes the dislocation propagation direction to change from the area of the template layer corresponding to the first via array to the second layer of single crystal nitride. , causing partial annihilation of dislocations to obtain a dislocation filter layer 5 with a dislocation density lower than 1 ⁇ 10 9 cm -2 .
  • the thickness of the dislocation filter layer 5 is 1500nm, as shown in Figure 2;
  • the second two-dimensional material mask layer 6 is made of polycrystalline graphene and has a thickness of 20nm;
  • a second through hole array composed of a plurality of periodically two-dimensionally arranged through holes on the second two-dimensional material mask layer.
  • the depth of each through hole The thickness of the second two-dimensional material mask layer is consistent, and the period and shape of the second through-hole array are consistent with the first through-hole array of the first two-dimensional material mask, but the position of the second through-hole array is consistent with the first through-hole array.
  • the array is offset horizontally along the row direction by the diameter of the through hole;
  • c) Use metal-organic chemical vapor deposition technology to deposit single crystal AlN on the second two-dimensional material mask layer to form the third layer of single crystal nitride.
  • the growth temperature is 1050°C
  • the stoichiometric ratio of the flow rate of the nitrogen source and the III source is That is, Group V/III is 500
  • the bandgap width of the third layer of single crystal nitride is greater than 5eV
  • the surface of the second two-dimensional material mask layer outside the second through hole array area does not have surface unsaturated dangling bonds and cannot Single crystal nitride is grown, and the area of the corresponding dislocation filter layer below the second via hole array can grow single crystal nitride to achieve the second dislocation filtering, that is, the area in the dislocation filter layer corresponding to the second via hole array is not Dislocations cannot enter the upper third layer of single crystal nitride;
  • the growth temperature increases to 1150°C and the Group V/III ratio increases to 2000, causing the thickness of the third layer of single crystal nitride to exceed the thickness of the second two-dimensional material mask layer and continue to grow vertically while expanding laterally.
  • the nearly stress-free state of the lateral expansion process causes the area of the dislocation filter layer corresponding to the second via hole array to expand to the dislocation propagation direction of the third layer of single crystal nitride. Changes occur, causing some dislocations to be annihilated, and a single crystal nitride film 7 with a dislocation density lower than 1 ⁇ 10 8 cm -2 is obtained.
  • the thickness of the single crystal nitride film 7 is 1500nm, as shown in Figure 3;
  • the third two-dimensional material mask layer 8 uses polycrystalline graphene with a thickness of 20nm;
  • a third through hole array composed of a plurality of periodically two-dimensionally arranged through holes is formed on the third two-dimensional material mask layer, with equal periods of rows and columns. , the depth of each through hole is consistent with the thickness of the third two-dimensional material mask layer, the diameter of the through hole is 3/5 of the third through hole array period, and the third through hole array period is consistent with the first through hole array period;
  • the growth temperature is 1050°C
  • the stoichiometric ratio of the flow rate of the nitrogen source and the group III source, that is, group V/group III is 500
  • the nitride is deposited on the third two-dimensional material mask layer Functional structure.
  • the surface of the third two-dimensional material mask layer outside the third via hole array area does not have surface unsaturated dangling bonds and cannot grow nitride functional structures.
  • the corresponding single crystal nitride film below the third via hole array has The area can grow a nitride functional structure, which is one of the ultraviolet or visible light emitting diode structures; by controlling the growth temperature during the deposition process and the stoichiometric ratio of the flow rate of the nitrogen source and the III source, the nitride functional structure can be grown.
  • the lateral size of the structure is equal to the lateral size of the circular through hole area, and only longitudinal growth is performed to form a single crystal nitride Micro-LED array 9 with the same periodic distribution as the third through hole array, and the nitride function in each through hole is
  • the structure is an array element of a single crystal nitride Micro-LED array with a height of 1 ⁇ m, as shown in Figure 4;
  • Infrared laser is incident from the back of the non-single crystal substrate, with a wavelength greater than 800nm.
  • the infrared laser heats the two-dimensional atomic crystal induction layer between the non-single crystal substrate and the template layer through lattice resonance absorption, and melts the two-dimensional atoms.
  • the crystal induction layer realizes the structural separation above the non-single crystal substrate and the two-dimensional atomic crystal induction layer, and obtains a flexible single crystal nitride Micro-LED array and a reusable non-single crystal substrate, as shown in Figure 5.

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
  • Led Devices (AREA)

Abstract

一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法,通过制备二维材料掩膜层,得到位错密度低于1×109cm-2的位错过滤层,并进一步得到位错密度低于1×108cm-2的单晶氮化物薄膜,能够在大晶格失配且大热膨胀系数失配的非单晶衬底上实现超高质量的单晶氮化物功能结构,除能够用于制备Micro-LED器件,还能够扩展用于制备射频器件、功率器件、发光器件和探测器件等,具有工艺普适性;采用激光破坏外延结构与非单晶衬底的界面结合,能够实现外延结构的无损分离和非单晶衬底的多次重复利用,节能环保、工艺简单并适于批量生产。

Description

一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法 技术领域
本发明涉及半导体发光器件的制备技术,具体涉及一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法。
背景技术
由于同质衬底匮乏,氮化物半导体通常异质外延于晶格对称性匹配的单晶衬底上。例如,制备氮化物发光器件通常选择高透光度的单晶蓝宝石衬底,制备电子器件通常选择单晶硅或单晶碳化硅衬底。但是,上述单晶衬底尚不能充分满足发光器件的出光效率、透明度、散热能力等方面的要求,亟需探索非单晶衬底上的单晶氮化物制备技术,提高器件热管理能力与综合性能、降低成本并扩展器件应用领域。
在石英等非单晶衬底上采用单晶二维材料辅助外延的方法可以实现单晶氮化物薄膜,但是存在以下几方面的问题:(1)外延薄膜厚度超过1微米时,外延薄膜与二维材料的界面相互作用将强于二维材料与非单晶衬底的界面相互作用,导致外延薄膜在生长或降温时因部分界面分离而破碎;(2)当外延薄膜厚度小于1微米时,外延薄膜的位错密度通常高于3×10 10cm -2,对应的X射线衍射(0002)晶面的摇摆曲线半宽大于1度,导致其上制备的发光器件电光转换效率低、电子器件漏电严重,不能满足柔性LED、紫外LED、射频功率器件等领域的应用要求,特别是不能满足材料质量要求极高的微型发光二极管(Micro-LED)领域的研发要求。
发明内容
为了克服以上现有技术的不足,本发明提出了一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法。
本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法,包括以下步骤:
1)制备模板层:
a)提供非单晶衬底,非单晶衬底采用刚性非金属材料;对非单晶衬底进行双面抛光;
b)通过湿法或干法转移的方式在非单晶衬底的上表面形成二维原子晶体诱导层,二维原子晶体诱导层为具有掺杂原子的单晶结构,暴露在二维原子晶体诱导层表面的掺杂原子提供表面不饱和悬挂键,作为单晶氮化物的成核位点,为单晶氮化物生长提供所需的改性表面;
c)在二维原子晶体诱导层上沉积第一层单晶氮化物,形成模板层;
2)制备位错过滤层:
a)将第一二维材料掩膜层转移至模板层的上表面;
b)通过掩膜保护与选择性刻蚀的方法,在第一二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第一通孔阵列,行与列的周期相等,每一个通孔的深度与第一二维材料掩膜层厚度一致,通孔的直径小于第一通孔阵列周期的2/3;
c)在第一二维材料掩膜层上沉积第二层单晶氮化物,第一二维材料掩膜层上第一通孔阵列以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第一通孔阵列下方对应的模板层的区域,具有表面不饱和悬挂键能够生长单晶氮化物,实现第一次位错过滤,即非第一通孔阵列对应的模板层中的位错不能进入到上层的第二层单晶氮化物中;
d)增加生长温度和氮源与III族源的流量的化学计量比,促使第二层单晶氮化物的厚度超过第一二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第一二维材料掩膜层,横向扩展过程处于近无应力状态,导致位错自第一通孔阵列对应的模板层的区域扩展至第二层单晶氮化物时,位错的繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于模板层的位错过滤层;
3)制备单晶氮化物薄膜:
a)将第二二维材料掩膜层转移至位错过滤层的上表面;
b)通过掩膜保护与选择性刻蚀的方法,在第二二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第二通孔阵列,每一个通孔的深度与第二二维材料掩膜层厚度一致,第二通孔阵列的周期和形状与第一通孔阵列一致,但第二通孔阵列的位置与第一通孔阵列具有水平偏移,水平偏移使得第二通孔阵列的通孔外边缘与第一通孔阵列的通孔外边缘相切;
c)在第二二维材料掩膜层上沉积第三层单晶氮化物,第二二维材料掩膜层上第二通孔阵列区域以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第二通孔阵列下方对应的位错过滤层的区域能够生长单晶氮化物,实现第二次位错过滤,即非第二通孔阵列对应的位错过滤层中的位错不能进入到上层的第三层单晶氮化物中;
d)增加生长温度和氮源与III族源的流量的化学计量比,促使第三层单晶氮化物的厚度超过第二二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第二二维材料掩膜层,横向扩展过程处于近无应力状态,导致位错自第二通孔阵列对应的位错过滤层的区域扩展至第三层单晶氮化物时,位错的繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于位错过滤层的单晶氮化物薄膜;
4)制备单晶氮化物Micro-LED阵列:
a)将第三二维材料掩膜层转移至单晶氮化物薄膜的上表面;
b)通过掩膜保护与选择性刻蚀的方法,在第三二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第三通孔阵列,行与列的周期相等,每一个通孔的深度与第三二维材料掩膜层的厚度一致,通孔的直径为第三通孔阵列周期的1/2至3/4,第三通孔阵列周期与第一通孔阵列周期一致;
c)在第三二维材料掩膜层上沉积单晶氮化物功能结构,第三二维材料掩膜层上第三通孔阵列区域以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物功能结构,第三通孔阵列下方对应的单晶氮化物薄膜的区域能够单晶生长氮化物功能结构,单晶氮化物功能结构为紫外或者可见光发光二极管结构中的一种;通过控制沉积过程中的生长温度和氮源与III族源流量的化学计量比,使得单晶氮化物功能结构的横向尺寸等于圆形通孔区的横向尺寸,仅进行纵向生长,单晶氮化物功能结构的高度大于第三二维材料掩膜层的厚度,形成与第三通孔阵列相同周期性分布的单晶氮化物Micro-LED阵列,每个通孔内的单晶氮化物功能结构作为单晶氮化物Micro-LED阵列的一个阵列元;
5)得到柔性单晶氮化物Micro-LED阵列:
a)采用旋涂的方式填充阵列元之间的缝隙,填充高度与阵列元的高度相同,得到平片结构;
b)在平片结构的表面贴附柔性保护层;
c)从非单晶衬底的背面入射激光,激光通过晶格共振吸收的方式加热非单晶衬底与模板层之间的二维原子晶体诱导层,熔化二维原子晶体诱导层,实现非单晶衬底与二维原子晶体诱导层以上的结构分离,得到柔性单晶氮化物Micro-LED阵列和可重复使用的非单晶衬底。
其中,在步骤1)的a)中,非单晶衬底的禁带宽度大于5eV、与氮化物半导体晶格失配大于20%、热膨胀系数失配大于50%、可见光透明度大于0.99且熔点高于1200℃,采用石英、云母、刚玉和金刚石中的一种。
在步骤1)的b)中,二维原子晶体诱导层采用具有掺杂原子的单晶结构的石墨烯,掺杂原子为氮原子或者氧原子,氮原子或氧原子的占比大于1%,厚度为1~10nm,掺杂原子提供表面不饱和悬挂键作为氮化物的成核位点,不需要对二维原子晶体诱导层进行额外的改性处理。
在步骤1)的c)中,采用金属有机物化学气相沉积技术、分子束外延、氢化物气相外延、磁控溅射或脉冲激光沉积技术生长第一层单晶氮化物,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000,III族源为金属或金属有机源,氮源为氨气或氮气,第一层单晶氮化物为AlN或者AlGaN和AlN复合结构,禁带宽度大于5eV, 模板层的厚度为500nm~1000nm,模板层的位错密度低于5×10 10cm -2且高于1×10 9cm -2
在步骤2)的a)中,第一二维材料掩膜层采用多晶或者非晶结构的石墨烯、氮化硼或者过渡金属硫族化合物,厚度为10nm~30nm。
在步骤2)的b)中,掩膜保护与选择性刻蚀的具体工艺如下:在第一二维材料掩膜层的上表面旋涂光刻胶,通过具有设定的周期性形状的掩模版曝光处理光刻胶,通过化学腐蚀的方法除去因曝光变性的光刻胶,由未变性的具有设定的周期性形状的光刻胶提供掩膜保护;选择性刻蚀即采用等离子体刻蚀或者反应离子刻蚀等技术直接刻蚀具有掩膜保护的第一二维材料掩膜层,无掩膜保护区域被刻蚀,有掩膜保护区域未被刻蚀,采用化学清洗的方式除去残留的光刻胶层,将具有设定的周期性形状从光刻胶层转移到第一二维材料掩膜层。通孔的形状为圆柱体;第一通孔阵列的周期为0.1μm~50μm。
在步骤2)的c)中,采用金属有机物化学气相沉积技术、分子束外延、氢化物气相外延、磁控溅射或脉冲激光沉积技术生长第二层单晶氮化物,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000,第二层单晶氮化物为AlN或者AlGaN和AlN复合结构,禁带宽度大于5eV。
在步骤2)的d)中,生长温度增至1000℃~1350℃,V族/III族比增至1500~5000。位错过滤层的厚度为500nm~2000nm,位错密度低于1×10 9cm -2
在步骤3)的a)中,第二二维材料掩膜层采用多晶或者非晶结构的石墨烯、氮化硼或者过渡金属硫族化合物等中的一种组成,厚度为10nm~30nm。
在步骤3)的c)中,采用金属有机物化学气相沉积技术、分子束外延、氢化物气相外延、磁控溅射或脉冲激光沉积技术生长第三层单晶氮化物,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000,第三层单晶氮化物为AlN或者AlGaN和AlN复合结构,禁带宽度大于5eV。
在步骤3)的d)中,生长温度增至1000℃~1350℃,V族/III族比增至1500~5000。单晶氮化物薄膜的厚度为500nm~2000nm,位错密度低于1×10 8cm -2
在步骤4)的a)中,第三二维材料掩膜层采用多晶或者非晶结构的石墨烯、氮化硼或者过渡金属硫族化合物等中的一种组成,厚度为10nm~30nm。
在步骤4)的c)中,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000;单晶氮化物功能结构即阵列元由n型层、量子结构和p型层组成,高度为0.5μm~3μm。
在步骤5)的a)中,旋涂聚甲基丙烯酸甲酯(PPMA)或聚二甲基硅氧烷(PDMS)。
在步骤5)的b)中,柔性保护层由PMMA、透明导电薄膜或其他柔性有机物材料组成。
在步骤5)的c)中,从非单晶衬底的背面入射红外激光、紫外激光或可见激光;红外激光的波长大于800nm。
本发明的优点:
本发明通过制备二维材料掩膜层,得到位错密度低于1×10 9cm -2的位错过滤层,并进一步得到位错密度低于1×10 8cm -2的单晶氮化物薄膜,能够在大晶格失配、大热膨胀系数失配的非单晶衬底上实现超高质量的单晶氮化物功能结构,除能够用于制备Micro-LED器件,还能够扩展用于制备射频器件、功率器件、发光器件和探测器件等,具有工艺普适性;采用激光破坏外延结构与非单晶衬底的界面结合,能够实现外延结构的无损分离和非单晶衬底的多次重复利用,节能环保、工艺简单并适于批量生产。
附图说明
图1为根据本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法得到模板层的剖面图;
图2为根据本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法得到位错过滤层的剖面图;
图3为根据本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法得到单晶氮化物薄膜的剖面图;
图4为根据本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法制备单晶氮化物Micro-LED阵列的剖面图;
图5为根据本发明的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法得到柔性单晶氮化物Micro-LED阵列的剖面图。
具体实施方式
下面结合附图,通过具体实施例,进一步阐述本发明。
本实施例的基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法,包括以下步骤:
1)制备模板层:
a)提供非单晶衬底1,非单晶衬底的禁带宽度大于5eV,与氮化物半导体晶格失配大于 20%,热膨胀系数失配大于50%,可见光透明度大于0.99、熔点高于1200℃的石英;对非单晶衬底进行双面抛光;
b)通过湿法或干法转移的方式在非单晶衬底的上表面形成二维原子晶体诱导层2,二维原子晶体诱导层为具有氮掺杂原子的单晶结构,氮原子占比为1.2%,厚度为5nm,暴露在二维原子晶体诱导层表面的掺杂原子提供表面不饱和悬挂键,作为氮化物的成核位点,为单晶氮化物生长提供所需的改性表面;
c)采用金属有机物化学气相沉积技术在二维原子晶体诱导层上沉积单晶AlN形成第一层单晶氮化物,形成模板层3,厚度为800nm,模板层的位错密度低于5×10 10cm -2且高于1×10 9cm -2,如图1所示;
2)制备位错过滤层:
a)将第一二维材料掩膜层4转移至模板层的上表面,第一二维材料掩膜层为多晶的石墨烯,厚度为15nm;
b)在第一二维材料掩膜层的上表面旋涂光刻胶,通过具有设定的周期性形状的掩模版曝光处理光刻胶,通过化学腐蚀的方法除去因曝光变性的光刻胶,由未变性的具有设定的周期性形状的光刻胶提供掩膜保护;选择性刻蚀即采用等离子体刻蚀或者反应离子刻蚀等技术直接刻蚀具有掩膜保护的第一二维材料掩膜层,无掩膜保护区域被刻蚀,有掩膜保护区域未被刻蚀,采用化学清洗的方式除去残留的光刻胶层,将具有设定的周期性形状从光刻胶层转移到第一二维材料掩膜层,通孔的形状为圆柱体;在第一二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第一通孔阵列,行与列的周期相等,每一个通孔的深度与第一二维材料掩膜层厚度一致,通孔的直径为第一通孔阵列周期的1/2,第一通孔阵列的周期为5μm;
c)采用金属有机物化学气相沉积技术在第一二维材料掩膜层上沉积单晶AlN形成第二层单晶氮化物,生长温度为1050℃,氮源与III族源的流量的化学计量比即V族/III族为500,第二层单晶氮化物的禁带宽度大于5eV,第一二维材料掩膜层上第一通孔阵列以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第一通孔阵列下方对应的模板层的区域,具有表面不饱和悬挂键能够生长单晶氮化物,实现第一次位错过滤,即非第一通孔阵列对应的模板层中的位错不能进入到上层的第二层单晶氮化物中;
d)生长温度增至1150℃,V族/III族比增至2000,促使第二层单晶氮化物的厚度超过第一二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第一二维材料掩膜层,横向扩展过程的近无应力状态,导致自第一通孔阵列对应的模板层的区域扩展至第二层单晶氮化物的位错繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于1×10 9cm -2的位错过滤层5,位错过滤层5的厚度为1500nm,如图2所示;
3)制备单晶氮化物薄膜:
a)将第二二维材料掩膜层6转移至位错过滤层的上表面,第二二维材料掩膜层采用多晶石墨烯,厚度为20nm;
b)通过掩膜保护与选择性刻蚀的方法,在第二二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第二通孔阵列,每一个通孔的深度与第二二维材料掩膜层厚度一致,第二通孔阵列的周期和形状与第一二维材料掩膜的第一通孔阵列一致,但第二通孔阵列的位置与第一通孔阵列沿着行的方向水平偏移,水平偏移量为通孔的直径;
c)采用金属有机物化学气相沉积技术在第二二维材料掩膜层上沉积单晶AlN形成第三层单晶氮化物,生长温度为1050℃,氮源与III族源的流量的化学计量比即V族/III族为500,第三层单晶氮化物的禁带宽度大于5eV,第二通孔阵列区域以外的第二二维材料掩膜层的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第二通孔阵列下方对应的位错过滤层的区域能够生长单晶氮化物,实现第二次位错过滤,即非第二通孔阵列对应的位错过滤层中的位错不能进入到上层的第三层单晶氮化物中;
d)生长温度增至1150℃,V族/III族比增至2000,促使第三层单晶氮化物的厚度超过第二二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第二二维材料掩膜层,横向扩展过程的近无应力状态,导致自第二通孔阵列对应的位错过滤层的区域扩展至第三层单晶氮化物的位错繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于1×10 8cm -2的单晶氮化物薄膜7,单晶氮化物薄膜7的厚度为1500nm,如图3所示;
4)制备单晶氮化物Micro-LED阵列:
a)将第三二维材料掩膜层8转移至单晶氮化物薄膜的上表面,第三二维材料掩膜层采用多晶石墨烯,厚度为20nm;
b)通过掩膜保护与选择性刻蚀的方法,在第三二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第三通孔阵列,行与列的周期相等,每一个通孔的深度与第三二维材料掩膜层厚度一致,通孔的直径为第三通孔阵列周期的3/5,第三通孔阵列周期与第一通孔阵列周期一致;
c)采用金属有机物化学气相沉积技术,生长温度为1050℃,氮源与III族源的流量的化学计量比即V族/III族为500,在第三二维材料掩膜层上沉积氮化物功能结构,第三通孔阵列区域以外的第三二维材料掩膜层的表面不具有表面不饱和悬挂键而不能生长氮化物功能结构,第三通孔阵列下方对应的单晶氮化物薄膜的区域能够生长氮化物功能结构,氮化物功能结构为紫外或者可见光发光二极管结构中的一种;通过控制沉积过程中的生长温度、氮源与III族源的流量的化学计量比,使得氮化物功能结构的横向尺寸等于圆形通孔区的横向尺寸,仅 进行纵向生长,形成与第三通孔阵列相同周期性分布的单晶氮化物Micro-LED阵列9,每个通孔内的氮化物功能结构作为单晶氮化物Micro-LED阵列的一个阵列元,高度为1μm,如图4所示;
5)得到柔性单晶氮化物Micro-LED阵列:
a)采用旋涂聚甲基丙烯酸甲酯10的方式填充阵列元之间的缝隙,填充高度与阵列元的高度相同,得到平片结构;
b)在平片结构的表面贴附透明导电薄膜作为柔性保护层11;
c)从非单晶衬底的背面入射红外激光,波长大于800nm,红外激光通过晶格共振吸收的方式加热非单晶衬底与模板层之间的二维原子晶体诱导层,熔化二维原子晶体诱导层,实现非单晶衬底与二维原子晶体诱导层以上的结构分离,得到柔性单晶氮化物Micro-LED阵列和可重复使用的非单晶衬底,如图5所示。
最后需要注意的是,公布实施例的目的在于帮助进一步理解本发明,但是本领域的技术人员可以理解:在不脱离本发明及所附的权利要求的精神和范围内,各种替换和修改都是可能的。因此,本发明不应局限于实施例所公开的内容,本发明要求保护的范围以权利要求书界定的范围为准。

Claims (10)

  1. 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法,其特征在于,所述制备方法包括以下步骤:
    1)制备模板层:
    a)提供非单晶衬底,非单晶衬底采用刚性非金属材料;对非单晶衬底进行双面抛光;
    b)通过湿法或干法转移的方式在非单晶衬底的上表面形成二维原子晶体诱导层,二维原子晶体诱导层为具有掺杂原子的单晶结构,暴露在二维原子晶体诱导层表面的掺杂原子提供表面不饱和悬挂键,作为单晶氮化物的成核位点,为单晶氮化物生长提供所需的改性表面;
    c)在二维原子晶体诱导层上沉积第一层单晶氮化物,形成模板层;
    2)制备位错过滤层:
    a)将第一二维材料掩膜层转移至模板层的上表面;
    b)通过掩膜保护与选择性刻蚀的方法,在第一二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第一通孔阵列,行与列的周期相等,每一个通孔的深度与第一二维材料掩膜层厚度一致,通孔的直径小于第一通孔阵列周期的2/3;
    c)在第一二维材料掩膜层上沉积第二层单晶氮化物,第一二维材料掩膜层上第一通孔阵列以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第一通孔阵列下方对应的模板层的区域,具有表面不饱和悬挂键能够生长单晶氮化物,实现第一次位错过滤,即非第一通孔阵列对应的模板层中的位错不能进入到上层的第二层单晶氮化物中;
    d)增加生长温度和氮源与III族源的流量的化学计量比,促使第二层单晶氮化物的厚度超过第一二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第一二维材料掩膜层,横向扩展过程处于近无应力状态,导致位错自第一通孔阵列对应的模板层的区域扩展至第二层单晶氮化物时,位错的繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于模板层的位错过滤层;
    3)制备单晶氮化物薄膜:
    a)将第二二维材料掩膜层转移至位错过滤层的上表面;
    b)通过掩膜保护与选择性刻蚀的方法,在第二二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第二通孔阵列,每一个通孔的深度与第二二维材料掩膜层厚度一致,第二通孔阵列的周期和形状与第一通孔阵列一致,但第二通孔阵列的位置与第一通孔阵列具有水平偏移,水平偏移使得第二通孔阵列的通孔外边缘与第一通孔阵列的通孔外边缘相切;
    c)在第二二维材料掩膜层上沉积第三层单晶氮化物,第二二维材料掩膜层上第二通孔阵列区域以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物,第二通孔阵列下方对应的位错过滤层的区域能够生长单晶氮化物,实现第二次位错过滤,即非第二通孔阵列对应的位错过滤层中的位错不能进入到上层的第三层单晶氮化物中;
    d)增加生长温度和氮源与III族源的流量的化学计量比,促使第三层单晶氮化物的厚度超过第二二维材料掩膜层的厚度后,继续纵向生长的同时横向扩展,直至完全包裹第二二维材料掩膜层,横向扩展过程处于近无应力状态,导致位错自第二通孔阵列对应的位错过滤层的区域扩展至第三层单晶氮化物时,位错的繁衍方向发生改变,使得部分位错湮灭,得到位错密度低于位错过滤层的单晶氮化物薄膜;
    4)制备单晶氮化物Micro-LED阵列:
    a)将第三二维材料掩膜层转移至单晶氮化物薄膜的上表面;
    b)通过掩膜保护与选择性刻蚀的方法,在第三二维材料掩膜层上形成由多个周期性二维排列的通孔构成的第三通孔阵列,行与列的周期相等,每一个通孔的深度与第三二维材料掩膜层厚度一致,通孔的直径为第三通孔阵列周期的1/2至3/4,第三通孔阵列周期与第一通孔阵列周期一致;
    c)在第三二维材料掩膜层上沉积单晶氮化物功能结构,第三二维材料掩膜层上第三通孔阵列区域以外的表面不具有表面不饱和悬挂键而不能生长单晶氮化物功能结构,第三通孔阵列下方对应的单晶氮化物薄膜的区域能够单晶生长氮化物功能结构,单晶氮化物功能结构为紫外或者可见光发光二极管结构中的一种;通过控制沉积过程中的生长温度和氮源与III族源流量的化学计量比,使得单晶氮化物功能结构的横向尺寸等于圆形通孔区的横向尺寸,仅进行纵向生长,单晶氮化物功能结构的高度大于第三二维材料掩膜层的厚度,形成与第三通孔阵列相同周期性分布的单晶氮化物Micro-LED阵列,每个通孔内的单晶氮化物功能结构作为单晶氮化物Micro-LED阵列的一个阵列元;
    5)得到柔性单晶氮化物Micro-LED阵列:
    a)采用旋涂的方式填充阵列元之间的缝隙,填充高度与阵列元的高度相同,得到平片结构;
    b)在平片结构的表面贴附柔性保护层;
    c)从非单晶衬底的背面入射激光,激光通过晶格共振吸收的方式加热非单晶衬底与模板层之间的二维原子晶体诱导层,熔化二维原子晶体诱导层,实现非单晶衬底与二维原子晶体诱导层以上的结构分离,得到柔性单晶氮化物Micro-LED阵列和可重复使用 的非单晶衬底。
  2. 如权利要求1所述的制备方法,其特征在于,在步骤1)的a)中,非单晶衬底的禁带宽度大于5eV、与氮化物半导体晶格失配大于20%、热膨胀系数失配大于50%、可见光透明度大于0.99且熔点高于1200℃。
  3. 如权利要求1所述的制备方法,其特征在于,在步骤1)的b)中,二维原子晶体诱导层采用具有掺杂原子的单晶结构的石墨烯,掺杂原子为氮原子或者氧原子,氮原子或氧原子的占比大于1%,厚度为1~10nm。
  4. 如权利要求1所述的制备方法,其特征在于,在步骤1)的c)中,采用金属有机物化学气相沉积技术、分子束外延、氢化物气相外延、磁控溅射或脉冲激光沉积技术生长第一层单晶氮化物,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000,III族源为金属或金属有机源,氮源为氨气或氮气,第一层单晶氮化物为AlN或者AlGaN和AlN复合结构,禁带宽度大于5eV,模板层的厚度为500nm~1000nm,模板层的位错密度低于5×10 10cm -2且高于1×10 9cm -2
  5. 如权利要求1所述的制备方法,其特征在于,在步骤2)的a)中,第一二维材料掩膜层采用多晶或者非晶结构的石墨烯、氮化硼或者过渡金属硫族化合物,厚度为10nm~30nm。
  6. 如权利要求1所述的制备方法,其特征在于,在步骤2)的c)中,在步骤2)的c)中,采用金属有机物化学气相沉积技术、分子束外延、氢化物气相外延、磁控溅射或脉冲激光沉积技术生长第二层单晶氮化物,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000,第二层单晶氮化物为AlN或者AlGaN和AlN复合结构,禁带宽度大于5eV。
  7. 如权利要求1所述的制备方法,其特征在于,在步骤2)的d)中,生长温度增至1000℃~1350℃,V族/III族比增至1500~5000;位错过滤层的厚度为500nm~2000nm,位错密度低于1×10 9cm -2
  8. 如权利要求1所述的制备方法,其特征在于,在步骤4)的c)中,生长温度为900℃~1250℃,氮源与III族源的流量的化学计量比即V族/III族为300~1000;阵列元由n型层、量子结构和p型层组成,高度为0.5μm~3μm。
  9. 如权利要求1所述的制备方法,其特征在于,在步骤5)的a)中,旋涂聚甲基丙烯酸甲酯或聚二甲基硅氧烷。
  10. 如权利要求1所述的制备方法,其特征在于,在步骤5)的c)中,从非单晶衬底的背面入射红外激光、紫外激光或可见激光。
PCT/CN2022/118960 2022-08-16 2022-09-15 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法 Ceased WO2024036680A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210981417.5A CN115050864B (zh) 2022-08-16 2022-08-16 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法
CN202210981417.5 2022-08-16

Publications (1)

Publication Number Publication Date
WO2024036680A1 true WO2024036680A1 (zh) 2024-02-22

Family

ID=83167334

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/118960 Ceased WO2024036680A1 (zh) 2022-08-16 2022-09-15 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法

Country Status (2)

Country Link
CN (1) CN115050864B (zh)
WO (1) WO2024036680A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118231545A (zh) * 2024-05-27 2024-06-21 北京大学 一种图形化氮化铝复合衬底及其制备方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115050864B (zh) * 2022-08-16 2022-11-25 北京大学 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0996173A2 (en) * 1998-10-23 2000-04-26 Xerox Corporation Light-emitting devices including polycrystalline GaN layers and method of forming devices
CN109585270A (zh) * 2018-11-15 2019-04-05 中国科学院半导体研究所 基于非晶衬底生长氮化物的方法及结构
CN111697115A (zh) * 2019-03-15 2020-09-22 中国科学院半导体研究所 一种基于非晶衬底的氮化物薄膜结构及其制备方法
CN113078046A (zh) * 2021-03-26 2021-07-06 华厦半导体(深圳)有限公司 一种氮化镓同质衬底及其制备方法
CN114678257A (zh) * 2022-03-11 2022-06-28 中国科学院长春光学精密机械与物理研究所 一种基于金属衬底的氮化物模板及其制备方法和应用
WO2022136588A1 (fr) * 2020-12-22 2022-06-30 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procédé de réalisation d'une couche à base de matériaux iii-n
CN115050864A (zh) * 2022-08-16 2022-09-13 北京大学 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878265B (zh) * 2018-07-03 2021-01-26 北京大学 一种在Si(100)衬底上生长单晶氮化镓薄膜的方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0996173A2 (en) * 1998-10-23 2000-04-26 Xerox Corporation Light-emitting devices including polycrystalline GaN layers and method of forming devices
CN109585270A (zh) * 2018-11-15 2019-04-05 中国科学院半导体研究所 基于非晶衬底生长氮化物的方法及结构
CN111697115A (zh) * 2019-03-15 2020-09-22 中国科学院半导体研究所 一种基于非晶衬底的氮化物薄膜结构及其制备方法
WO2022136588A1 (fr) * 2020-12-22 2022-06-30 Commissariat A L'energie Atomique Et Aux Energies Alternatives Procédé de réalisation d'une couche à base de matériaux iii-n
CN113078046A (zh) * 2021-03-26 2021-07-06 华厦半导体(深圳)有限公司 一种氮化镓同质衬底及其制备方法
CN114678257A (zh) * 2022-03-11 2022-06-28 中国科学院长春光学精密机械与物理研究所 一种基于金属衬底的氮化物模板及其制备方法和应用
CN115050864A (zh) * 2022-08-16 2022-09-13 北京大学 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118231545A (zh) * 2024-05-27 2024-06-21 北京大学 一种图形化氮化铝复合衬底及其制备方法

Also Published As

Publication number Publication date
CN115050864B (zh) 2022-11-25
CN115050864A (zh) 2022-09-13

Similar Documents

Publication Publication Date Title
KR101636721B1 (ko) GaN성장용 복합기판의 제조방법
CN103985628B (zh) 用于晶片转移的方法
US5130103A (en) Method for forming semiconductor crystal and semiconductor crystal article obtained by said method
CN109585269B (zh) 一种利用二维晶体过渡层制备半导体单晶衬底的方法
CN102226985B (zh) 一种GaN衬底的制备方法
JP2013531361A (ja) 基板のパターン化を使用するマスクレスプロセスによる転位及び応力管理と装置製造のための方法
CN103985796A (zh) 电子器件
CN102427068B (zh) 单片集成具有晶格失配的晶体模板及其制作方法
CN103021946A (zh) 一种通过机械去除法制备氮化镓单晶衬底的方法
CN115050864B (zh) 一种基于非单晶衬底的单晶氮化物Micro-LED阵列的制备方法
CN113838955B (zh) 一种基于氮化铝陶瓷材料的复合衬底及其制备方法和应用
CN110783167A (zh) 一种半导体材料图形衬底、材料薄膜及器件的制备方法
CN110364584A (zh) 基于局域表面等离激元效应的深紫外msm探测器及制备方法
KR101636715B1 (ko) GaN성장용 복합기판
CN101593675B (zh) 一种生长纳米折叠结构有源区外延片的方法
Al-Taay et al. Fabrication and characterization of solar cells based on silicon nanowire homojunctions
JP2004200234A (ja) 半導体及び半導体基板、その製造方法、並びに半導体素子
CN108231545B (zh) 生长在铜箔衬底上的InN纳米柱外延片及其制备方法
CN106910675A (zh) 一种用于制备氮化物电子器件的复合衬底及其制备方法
CN105826438A (zh) 一种具有金属缓冲层的发光二极管及其制备方法
CN103137796A (zh) 发光二极管的制备方法
CN100483738C (zh) 基于自支撑SiC的GaN器件及制作方法
CN113871473B (zh) 一种控制范德瓦耳斯外延与远程外延生长模式的方法
CN212967718U (zh) 具有2d材料中介层的氮化镓外延基板
CN212209534U (zh) 一种氮化镓外延芯片

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22955456

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 22.05.2025)

122 Ep: pct application non-entry in european phase

Ref document number: 22955456

Country of ref document: EP

Kind code of ref document: A1