WO2023163156A1 - Dispositif de calcul et dispositif de détection d'anomalie - Google Patents

Dispositif de calcul et dispositif de détection d'anomalie Download PDF

Info

Publication number
WO2023163156A1
WO2023163156A1 PCT/JP2023/006977 JP2023006977W WO2023163156A1 WO 2023163156 A1 WO2023163156 A1 WO 2023163156A1 JP 2023006977 W JP2023006977 W JP 2023006977W WO 2023163156 A1 WO2023163156 A1 WO 2023163156A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
memory
calculator
selector
arithmetic
Prior art date
Application number
PCT/JP2023/006977
Other languages
English (en)
Japanese (ja)
Inventor
勇二 黒土
浩二 玉野
Original Assignee
ローム株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ローム株式会社 filed Critical ローム株式会社
Publication of WO2023163156A1 publication Critical patent/WO2023163156A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations

Definitions

  • the invention disclosed in this specification relates to an arithmetic device and an anomaly detection device including the arithmetic device.
  • machine learning is used in anomaly detection for machine health monitoring systems (see Patent Document 1).
  • machine learning mathematics operations on matrices and vectors are performed.
  • the REDUCE operation is also frequently used for matrices and vectors. Note that the REDUCE operation is an operation for obtaining a single value by applying the same operation to a plurality of values.
  • Equation (1) As an example of matrix operation in machine learning, there is Equation (1) described in Non-Patent Document 1.
  • Formula (1) represents Figure 3 described in Non-Patent Document 1 as a formula.
  • Equation (1) is an equation for estimation using learning results.
  • ⁇ and ⁇ in equation (1) are matrices
  • x, y, and b in equation (1) are vectors.
  • G() in equation (1) is a vector function.
  • y G(x ⁇ +b) ⁇ (1)
  • the formula for learning is formula (5) described in Non-Patent Document 1.
  • P, H, and I in the formula (5) are each row.
  • P i P i-1 -P i-1 H i T (I + H i P i-1 H i T ) -1 H i P i-1 (5)
  • ⁇ i ⁇ i-1 +P i H i T (t i -H i ⁇ i-1 )
  • REDUCE calculation examples include Average Pooling and Max-Pooling described in Non-Patent Document 2. These are often used in Convolution Neural Networks (CNN).
  • the computing device disclosed in this specification includes a memory, a selector, a first computing unit configured to compute first data read from the memory and an output of the selector, the first and a second computing unit configured to perform computation using the output of the computing unit.
  • the selector is configured to output one of the second data read from the memory and the previous computation result of the first computing unit.
  • the anomaly detection device disclosed in this specification includes the computing device configured as described above.
  • the computation execution time can be shortened.
  • FIG. 1 is a diagram showing the configuration of an arithmetic unit according to a reference example.
  • FIG. 2 is a diagram for explaining the processing flow when the first computing unit according to the reference example performs the REDUCE computation.
  • FIG. 3 is a diagram illustrating a configuration of an arithmetic device according to the embodiment;
  • FIG. 4 is a diagram for explaining a processing flow when the first calculator according to the embodiment performs a REDUCE calculation;
  • FIG. 5 is a diagram showing a schematic configuration of a motor driver.
  • FIG. 6 is a diagram showing an example of acceleration signals and abnormal values.
  • FIG. 1 is a diagram showing the configuration of an arithmetic device 100 according to a reference example.
  • a computing device 100 includes a memory 1 , a control unit 2 , a first computing unit 11 , a second computing unit 21 , and a latch 22 .
  • the memory 1, the control unit 2, the first calculator 11, the second calculator 21, and the latch 22 are configured to operate in synchronization with the same clock signal.
  • the memory 1 is configured to store data used for computation.
  • the control unit 2 is configured to control the memory 1.
  • the control unit 2 is configured to output a control signal S ⁇ b>1 to the memory 1 and control data reading from the memory 1 and data writing to the memory 1 .
  • the first computing unit 11 is configured to compute the first data read from the memory 1 and the second data read from the memory 1 .
  • the calculation result of the first calculator 11 is supplied to the memory 1 and the second calculator 21 .
  • the calculation result of the first calculator 11 is supplied to the first input terminal of the second calculator 21 , and the output of the latch 22 is supplied to the second input terminal of the second calculator 21 .
  • the second calculator 21 is configured to calculate the calculation result of the first calculator 11 and the previous calculation result of the second calculator 21 .
  • a calculation result of the second calculator 21 is supplied to the memory 1 and the latch 22 .
  • the latch 22 is provided on a feedback path from the output end of the second computing unit 21 to the second input end of the second computing unit 21 .
  • the latch 22 is configured to latch the computation result of the second computing unit 21 . This enables the second calculator 21 to perform the REDUCE calculation.
  • data A1 and A5 are read from the memory 1 in state ST1.
  • the first calculator 11 outputs data B1, which is the product of data A1 and data A5, to memory 1, and data B1 is written in memory 1.
  • the first calculator 11 outputs data B2, which is the product of data A2 and data A6, to memory 1, and data B2 is written in memory 1.
  • the first calculator 11 outputs data B3, which is the product of data A3 and data A6, to memory 1, and data B3 is written in memory 1.
  • the first calculator 11 outputs data B4, which is the product of data A4 and data A8, to memory 1, and data B4 is written in memory 1.
  • the first calculator 11 outputs data C1, which is the product of data B1 and data B3, to the memory 1, and the data C1 is written in the memory 1.
  • the first calculator 11 outputs data C2, which is the product of data B2 and data B4, to memory 1, and data C2 is written in memory 1.
  • the first calculator 11 outputs data D1, which is the product of data C1 and data C2, to memory 1, and data D1 is written in memory 1.
  • data D1 is written in memory 1.
  • the product of the data A1 to A8 is stored in the memory 1.
  • the arithmetic device 100 needs frequent access to the memory 1 when obtaining the product of the data A1 to A8.
  • FIG. 3 is a diagram showing the configuration of the arithmetic device 101 according to the embodiment. Here, differences from the configuration according to the reference example shown in FIG. 1 will be mainly described.
  • a computing device 101 includes a memory 1, a control unit 2, a first computing unit 11, a first latch 12, a selector 13, a second computing unit 21, and a second latch 22. .
  • the memory 1, control unit 2, first calculator 11, first latch 12, selector 13, second calculator 21, and second latch 22 are configured to operate in synchronization with the same clock signal.
  • the memory 1 is configured to store data used for computation.
  • the control unit 2 is configured to control the memory 1 and the selector 13.
  • the control unit 2 is configured to output a control signal S ⁇ b>1 to the memory 1 and control data reading from the memory 1 and data writing to the memory 1 .
  • the control unit 2 is configured to output a control signal (selection signal) S2 to the selector 13 to cause the selector 13 to select one of the two inputs.
  • the memory addresses of data to be read from and written to the memory 1 are not necessarily consecutive, and may be discontinuous.
  • the first computing unit 11 is configured to compute the first data read from the memory 1 and the output of the selector 13 .
  • the calculation result of the first calculator 11 is supplied to the first latch 12 and the second calculator 21 .
  • the first calculator 11 may be, for example, a multiplier, a maximum value selection circuit, or a minimum value selection circuit. Further, in order to diversify the operations that can be executed by the arithmetic device 101 according to the embodiment, the first arithmetic unit 11 includes, for example, a multiplier, a maximum value selection circuit, and a minimum value selection circuit. The circuit may be configured to select one of the maximum value selection circuit and the minimum value selection circuit.
  • the first latch 12 is provided on the first feedback path from the first calculator 11 to the selector 13 . More specifically, the first latch 12 is provided on a first feedback path from the output end of the first calculator 11 to the second input end of the selector 13 . The first latch 12 is configured to latch the calculation result of the first calculator 11 .
  • the second data read from the memory 1 is supplied to the first input terminal of the selector 13, and the output of the first latch 12 is supplied to the first input terminal of the selector 13.
  • the selector 13 is configured to output one of the second data read from the memory 1 and the result of the immediately previous operation of the first operator 11 .
  • the calculation result of the first calculator 11 is supplied to the first input terminal of the second calculator 21 , and the output of the second latch 22 is supplied to the second input terminal of the second calculator 21 .
  • the second calculator 21 is configured to calculate the calculation result of the first calculator 11 and the previous calculation result of the second calculator 21 .
  • the calculation result of the second calculator 21 is supplied to the memory 1 and the second latch 22 .
  • the second calculator 21 may be, for example, a summation calculator.
  • the calculator 101 when the first calculator 11 is a multiplier and the second calculator 21 is a summation calculator, the calculator 101 according to the embodiment calculates the sum of products of three or more numbers ( ⁇ n[ ⁇ m (xmn )]) can be computed. Further, for example, when the first arithmetic unit 11 is a maximum value selection circuit and the second arithmetic unit 21 is a summation arithmetic unit, the arithmetic unit 101 according to the embodiment can calculate the sum of three or more maximum values ( ⁇ n[Maxm(xmn)]) can be calculated.
  • the second latch 22 is provided on a second feedback path from the output end of the second computing unit 21 to the second input end of the second computing unit 21 .
  • the second latch 22 is configured to latch the calculation result of the second calculator 21 . This enables the second calculator 21 to perform the REDUCE calculation.
  • data A1 and A2 are read from memory 1 in state ST21.
  • the first arithmetic unit 11 outputs data E1, which is the product of data A1 and data A2, to the first latch 12.
  • the first calculator 11 outputs to the first latch 12 data E2, which is the product of data A3 and data E1.
  • the first calculator 11 outputs to the first latch 12 data E3, which is the product of data A4 and data E2.
  • the first arithmetic unit 11 outputs data E4, which is the product of data A5 and data E3, to the first latch 12.
  • the first arithmetic unit 11 outputs data E5, which is the product of data A6 and data E4, to the first latch 12.
  • the first computing unit 11 outputs data E6, which is the product of data A7 and data E5, to the first latch 12.
  • the first calculator 11 outputs data E7, which is the product of data A8 and data E6, to memory 1, and data E7 is written in memory 1.
  • data E7 is written in memory 1.
  • the product of the data A1 to A8 is stored in the memory 1.
  • the arithmetic device 101 When calculating the product of data A1 to A8, the arithmetic device 101 according to the embodiment first accesses the memory 1 once to read the data and only accesses the memory 1 last time to write the data. is enough. Therefore, the computation device 101 according to the embodiment can shorten the computation execution time.
  • the data A1 to A8 described above may be, for example, the elements of a vector arranged in order, or may be the elements of a matrix arranged in order, for example. That is, the arithmetic device 101 according to the embodiment can repeatedly perform vector arithmetic by using the output of the first arithmetic unit 11 as the input of the first arithmetic unit 11 .
  • the data A1 to A8 described above may be, for example, some time-series data, or may be, for example, data of each pixel of an image.
  • the REDUCE operation in the first computing unit 11 was the product, but operations other than the product, such as maximum value selection, minimum value selection, etc., may be used.
  • FIG. 5 is a diagram showing a schematic configuration of a motor driver.
  • the motor driver 200 includes a drive control signal generation circuit 201, a pre-driver circuit 202, a three-phase inverter circuit 203, an abnormality detection device 204, and terminals T1 to T6.
  • the terminal T1 is connected to the U-phase winding of the motor.
  • Terminal T2 is connected to the V-phase winding of the motor.
  • Terminal T3 is connected to the W-phase winding of the motor.
  • the terminal T4 receives the U-phase Hall signal output from the U-phase Hall sensor.
  • a terminal T5 receives a V-phase Hall signal output from the V-phase Hall sensor.
  • a terminal T6 receives a W-phase Hall signal output from the W-phase Hall sensor.
  • a drive control signal generation circuit 201 generates a drive control signal based on each phase Hall signal.
  • the pre-driver circuit 202 controls the three-phase inverter circuit 203 according to the drive control signal.
  • the three-phase inverter circuit 203 outputs the U-phase drive signal to the terminal T1, the V-phase drive signal to the terminal T2, and the W-phase drive signal to the terminal T3.
  • the abnormality detection device 204 detects motor abnormalities using machine learning based on the Hall signals of each phase.
  • Machine learning uses the calculation result of the calculation device 101 according to the embodiment. Since the calculation execution time of the calculation device 101 according to the embodiment is short, a complicated algorithm can be adopted in machine learning. Thereby, the abnormality detection accuracy in the abnormality detection device 204 can be improved.
  • the arithmetic device 101 may be included in an abnormality detection device provided in a sensorless motor driver that does not use Hall signals.
  • a sensorless motor driver detects the rotor position of a motor by detecting a back electromotive force generated as the rotor rotates.
  • the arithmetic device 101 may be included in an abnormality detection device that uses the output signal of the acceleration sensor.
  • the mounting location of the acceleration sensor include a moving body, a rotating body, and the vicinity of the rotating body.
  • mobile objects include vehicles, elevators, and transport devices in factories.
  • Rotating bodies include, for example, rotating shafts of machines.
  • the vicinity of the rotating body includes, for example, bearings.
  • FIG. 6 is a diagram showing an example of acceleration signals and abnormal values.
  • the vertical axis indicates each value and abnormal value of the acceleration signals x, y, and z
  • the horizontal axis indicates time.
  • Acceleration signals x, y, and z are the output signals of the acceleration sensor.
  • An acceleration signal x is an output signal of an acceleration sensor indicating acceleration in the X-axis direction.
  • An acceleration signal y is an output signal of an acceleration sensor indicating acceleration in the Y-axis direction.
  • the acceleration signal z is an output signal of the acceleration sensor indicating acceleration in the Z-axis direction.
  • the X-axis, Y-axis, and Z-axis are orthogonal to each other.
  • the anomaly detection device can calculate one anomaly value.
  • the outliers shown in FIG. 6 are the outliers calculated by the anomaly detector.
  • the abnormality detection device 204 is an abnormality detection device that uses the output signal of an acceleration sensor, and the abnormality value calculated by the abnormality detection device 204 exceeds a preset threshold value, the drive control signal generation circuit 201 The three-phase inverter circuit 203 may be stopped.
  • the abnormality detection device 204 is an abnormality detection device that uses the output signal of an acceleration sensor, and the abnormality value calculated by the abnormality detection device 204 is equal to or greater than the preset threshold for a preset threshold time or longer.
  • the drive control signal generation circuit 201 may stop the three-phase inverter circuit 203 .
  • the abnormality detection device 204 is an abnormality detection device that uses the output signal of an acceleration sensor, and the abnormality value calculated by the abnormality detection device 204 exceeds a preset threshold value, the abnormality detection device 204 An abnormality may be notified to a device in which the motor driver 200 is mounted.
  • the arithmetic device (101) described above includes a memory (1), a selector (13), and a first arithmetic unit (11 ), and a second computing unit (21) configured to perform computation using the output of the first computing unit, wherein the selector comprises second data read from the memory and the first computation
  • the computing device having the first configuration can reduce the number of times the memory is accessed. Therefore, the computing device having the first configuration can shorten the computing execution time.
  • the arithmetic device having the first configuration may have a configuration (second configuration) including a first latch (12) provided in a first feedback path from the first computing unit to the selector.
  • the computing device having the above second configuration can supply the previous computing result of the first computing unit with a simple configuration.
  • a configuration (third configuration ).
  • the computing device having the above third configuration is capable of REDUCE computation in the second computing unit.
  • the arithmetic device having any one of the first to third configurations may have a configuration (fourth configuration) including a control section (2) configured to control the memory and the selector.
  • the arithmetic device having the fourth configuration above can execute arithmetic processing without receiving a control signal from the outside.
  • the first arithmetic unit includes a multiplier, a maximum value selection circuit, and a minimum value selection circuit, and the multiplier, the maximum value selection circuit, and A configuration (fifth configuration) that is a circuit configured to select one of the minimum value selection circuits may be employed.
  • the computing device having the fifth configuration can diversify executable computations.
  • the abnormality detection device described above may have a configuration (fifth configuration) including an arithmetic device having any one of the first to fourth configurations.
  • the abnormality detection device having the fifth configuration it is possible to shorten the computation execution time of the computation device.
  • control unit 11 first arithmetic unit 12 first latch 13 selector 21 second arithmetic unit 22 latch, second latch 100 arithmetic device according to reference example 101 arithmetic device according to embodiment 200 motor driver 201 drive control signal generation circuit 202 pre-driver circuit 203 three-phase inverter circuit 204 abnormality detection device T1 to T6 terminals

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Algebra (AREA)
  • Testing And Monitoring For Control Systems (AREA)

Abstract

L'invention concerne un dispositif de calcul comprenant une mémoire, un sélecteur, une première unité de calcul configurée pour effectuer un calcul sur des premières données lues à partir de la mémoire et une sortie du sélecteur, et une seconde unité de calcul configurée pour effectuer un calcul à l'aide d'une sortie de la première unité de calcul. Le sélecteur est configuré pour délivrer en sortie soit des secondes données lues à partir de la mémoire, soit le précédent résultat de calcul de la première unité de calcul.
PCT/JP2023/006977 2022-02-28 2023-02-27 Dispositif de calcul et dispositif de détection d'anomalie WO2023163156A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2022-029023 2022-02-28
JP2022029023 2022-02-28

Publications (1)

Publication Number Publication Date
WO2023163156A1 true WO2023163156A1 (fr) 2023-08-31

Family

ID=87766245

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2023/006977 WO2023163156A1 (fr) 2022-02-28 2023-02-27 Dispositif de calcul et dispositif de détection d'anomalie

Country Status (1)

Country Link
WO (1) WO2023163156A1 (fr)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06124299A (ja) * 1992-06-01 1994-05-06 Seiko Epson Corp 行列演算回路及び記憶手段

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06124299A (ja) * 1992-06-01 1994-05-06 Seiko Epson Corp 行列演算回路及び記憶手段

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
AZETSU, AKIHIRO: "First numerical calculation circuit design", INTAFESU -INTERFACE, CO SHUPPAN, TOKYO, JP, vol. 16, no. 12, 1 December 1990 (1990-12-01), JP , pages 148 - 158, XP009548777, ISSN: 0387-9569 *

Similar Documents

Publication Publication Date Title
US10481566B2 (en) Machine learning device, servo control device, servo control system and machine learning method
JP2010172054A (ja) バックラッシュを抑制するサーボ制御装置
TWI470545B (zh) 用以執行範圍檢測之設備，處理器，系統，方法，指令，及邏輯
JP6386492B2 (ja) 高速計算される比例項にフィルタを付加したサーボ制御装置、サーボ制御方法及びサーボ制御プログラム
JP6457569B2 (ja) サーボモータ制御装置、サーボモータ制御方法、及びサーボモータ制御用プログラム
US10126734B2 (en) Servo control apparatus for driving plurality of motors
WO2023163156A1 (fr) Dispositif de calcul et dispositif de détection d'anomalie
JP6851544B2 (ja) 誘導モータの動作を制御するモータ駆動装置及び方法
WO1988007229A1 (fr) Systeme de sortie pour determiner une vitesse axiale
CN107894749A (zh) 伺服电动机控制装置及其方法、计算机可读取的记录介质
JP2008220116A (ja) モータ駆動装置
JP2014119903A (ja) 制御装置、制御プログラムおよび制御方法
JP3929828B2 (ja) サーボ制御装置
EP3495947B1 (fr) Dispositif d'exploitation et son procédé de d'exploitation
KR101059029B1 (ko) 위치 결정 모듈
JP6736398B2 (ja) 車両用制御装置
JP6000496B1 (ja) 数値制御装置
JP2020090168A (ja) 電動パワーステアリング装置
KR100925274B1 (ko) 다축 모션 제어 회로 및 장치
JP2007073071A (ja) サーボ制御装置
CN117639607B (zh) 电机的控制方法、装置、设备及存储介质
US20210279518A1 (en) Learning method, learning system, and learning program
WO2022138798A1 (fr) Dispositif de calcul de caractéristique, procédé de calcul de caractéristique et programme
JP3773033B2 (ja) データ演算処理装置及びデータ演算処理プログラム
JP2021144427A (ja) 演算器

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 23760154

Country of ref document: EP

Kind code of ref document: A1