WO2023151379A1 - Ultraviolet lamp bead packaging structure and manufacturing method therefor - Google Patents

Ultraviolet lamp bead packaging structure and manufacturing method therefor Download PDF

Info

Publication number
WO2023151379A1
WO2023151379A1 PCT/CN2022/138986 CN2022138986W WO2023151379A1 WO 2023151379 A1 WO2023151379 A1 WO 2023151379A1 CN 2022138986 W CN2022138986 W CN 2022138986W WO 2023151379 A1 WO2023151379 A1 WO 2023151379A1
Authority
WO
WIPO (PCT)
Prior art keywords
metal layer
chip
packaging
electrode area
substrate
Prior art date
Application number
PCT/CN2022/138986
Other languages
French (fr)
Chinese (zh)
Inventor
郭文平
邓群雄
韩奎
Original Assignee
元旭半导体科技(无锡)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 元旭半导体科技(无锡)有限公司 filed Critical 元旭半导体科技(无锡)有限公司
Priority to US18/170,054 priority Critical patent/US20230197708A1/en
Publication of WO2023151379A1 publication Critical patent/WO2023151379A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60Protection against electrostatic charges or discharges, e.g. Faraday shields
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/483Containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58Optical field-shaping elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/005Processes relating to semiconductor body packages relating to encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0058Processes relating to semiconductor body packages relating to optical field-shaping elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0066Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0075Processes relating to semiconductor body packages relating to heat extraction or cooling elements

Abstract

The present invention belongs to the technical field of LED packaging. Disclosed are an ultraviolet lamp bead packaging structure and a manufacturing method therefor. The ultraviolet lamp bead packaging structure comprises a substrate; first metal layers are provided on both a packaging surface and a back surface of the substrate; electrode areas of the first metal layers on the two surfaces are connected, and a Zener chip is provided on the electrode areas of the first metal layers on the packaging surface; the first metal layers on the packaging surface further have a peripheral area; second metal layers are respectively provided on the first metal layers of the multiple areas; the height of the electrode areas of the second metal layers is larger than/equal to the height of a peripheral area of the second metal layers and the height of the Zener chip, and a UVC chip is provided on the electrode areas of the second metal layers; a quartz lens is sealedly provided on the peripheral area of the second metal layers, the quartz lens wraps the UVC chip and the Zener chip, and UVC-resistant fillers fill between the quartz lens and the UVC chip and between the quartz lens and the Zener chip. According to the present invention, the light packaging efficiency and the air tightness of a lamp bead are greatly improved, and the antistatic breakdown and overvoltage protection performance of the packaging structure are greatly improved.

Description

一种紫外灯珠封装结构及其制备方法A kind of ultraviolet lamp bead encapsulation structure and preparation method thereof 技术领域technical field
本发明涉及一种紫外灯珠封装结构及其制备方法,属于LED封装技术领域。The invention relates to an ultraviolet lamp bead packaging structure and a preparation method thereof, belonging to the technical field of LED packaging.
背景技术Background technique
UVC(Ultra Violet C radiation)指短波紫外线,而UVC光源经常被用于医疗、制药等各个领域。目前UVC LED的封装方式分为有机封装、半无机封装以及全无机封装;有机封装采用硅胶、硅树脂或者环氧树脂等有机材料;全无机封装则全程避开使用有机材料,通过激光焊、波峰焊、电阻焊等方式来实现透镜和基板的结合;半无机封装采用有机硅材料搭配玻璃等无机材料,主要由陶瓷基板、芯片、支架和石英玻璃构成,将芯片放置在陶瓷基板上,芯片的正负极通过线路与支架连接,支架的上端涂覆有机胶水后与石英玻璃相连,且该方式的封装产品仍是国内市场主流。UVC (Ultra Violet C radiation) refers to short-wave ultraviolet light, and UVC light sources are often used in various fields such as medical treatment and pharmaceuticals. At present, the packaging methods of UVC LED are divided into organic packaging, semi-inorganic packaging and all-inorganic packaging; organic packaging uses organic materials such as silica gel, silicone resin or epoxy resin; all-inorganic packaging avoids the use of organic materials throughout the process. Welding, resistance welding, etc. to achieve the combination of the lens and the substrate; the semi-inorganic packaging uses organic silicon materials with glass and other inorganic materials, mainly composed of ceramic substrates, chips, brackets and quartz glass, and the chip is placed on the ceramic substrate. The positive and negative electrodes are connected to the bracket through wires, and the upper end of the bracket is coated with organic glue and connected to the quartz glass, and the packaging products in this way are still the mainstream in the domestic market.
目前的UVC封装结构,通常包括两种。一种是在基板周围普遍使用金属围坝进行密封,如专利号为201910079039.X公开的一种LED灯的UVC封装结构及其制备方法,以及专利号为202022569493.4公开的一种LED灯的UVC封装结构,该种封装结构中,金属围坝会导致光的吸收,降低光的封装效率,光效会降低30%以上,且芯片与石英玻璃间的空腔,空腔折射率为1,光从芯片的出光体蓝宝石(n=1.82)到空腔将有严重的全反射损失,芯片光无法提取出,而空腔的光再透过高透的盖板,再到外界折射率为1,又有光损失带空腔的结构严重影响了封装对芯片光的取出效率,即封装取光效率极低;另一种是使用高透抗UVC胶水直接进行封装,该种封装结构,封装取光效率有一定优势,但无法实现有效的水氧隔绝,存在气密性差的问题;此外,UVC芯片相对昂贵,但目前的UVC封装结构,抗静电能力差,且无过压保护,使用寿命低,使用成本高。The current UVC packaging structure usually includes two types. One is to generally use metal dams around the substrate for sealing, such as the UVC packaging structure of LED lamps disclosed in patent No. 201910079039.X and its preparation method, and the UVC packaging of LED lamps disclosed in patent No. 202022569493.4 structure, in this kind of packaging structure, the metal dam will lead to the absorption of light, reduce the packaging efficiency of light, and the light efficiency will be reduced by more than 30%, and the cavity between the chip and the quartz glass has a refractive index of 1, and the light from The sapphire (n=1.82), the light-emitting body of the chip, will have serious total reflection loss to the cavity, and the light from the chip cannot be extracted, while the light from the cavity passes through the high-transmittance cover plate, and then reaches the outside with a refractive index of 1. The structure with light loss and cavity seriously affects the light extraction efficiency of the package, that is, the light extraction efficiency of the package is extremely low; the other is to use high-transmittance and anti-UVC glue for direct packaging. It has certain advantages, but it cannot achieve effective water and oxygen isolation, and there is a problem of poor air tightness; in addition, UVC chips are relatively expensive, but the current UVC packaging structure has poor antistatic ability, no overvoltage protection, and low service life. high cost.
因此,开发一种新的紫外灯珠封装结构及其制备方法,不但具有迫切的研究价值,也具有良好的经济效益和工业应用潜力,这正是本发明得以完成的动力所在和基础。Therefore, the development of a new UV lamp bead packaging structure and its preparation method not only has urgent research value, but also has good economic benefits and industrial application potential, which is the driving force and basis for the completion of the present invention.
发明内容Contents of the invention
为了克服上述所指出的现有技术的缺陷,本发明人对此进行了深入研究,在付出了大量创造性劳动后,从而完成了本发明。In order to overcome the defects of the prior art pointed out above, the present inventor has conducted in-depth research on this, and completed the present invention after paying a lot of creative work.
具体而言,本发明所要解决的技术问题是:提供一种紫外灯珠封装结构及其制备方法,以解决目前的UVC封装结构,存在光的吸收或气密性差的问题,光的封装效率低,且抗静电能力差、无过压保护的技术问题。Specifically, the technical problem to be solved by the present invention is to provide a UV lamp bead packaging structure and its preparation method to solve the problems of light absorption or poor airtightness and low light packaging efficiency in the current UVC packaging structure. , and the technical problems of poor antistatic ability and no overvoltage protection.
为解决上述技术问题,本发明的技术方案是:In order to solve the problems of the technologies described above, the technical solution of the present invention is:
一种紫外灯珠封装结构,包括基板,所述基板的封装面和背面均设有第一金属层,两面的所述第一金属层的电极区域相连接,且封装面的所述第一金属层的电极区域上设有齐纳芯片或TVS芯片,封装面的所述第一金属层还具有环绕其电极区域的外围区域,各区域的所述第一金属层上分别设有第二金属层,所述第二金属层的电极区域的高度大于/等于其外围区域和所述齐纳芯片或TVS芯片的高度,且所述第二金属层的电极区域上设有UVC芯片;An ultraviolet lamp bead packaging structure, including a substrate, the packaging surface and the back surface of the substrate are provided with a first metal layer, the electrode regions of the first metal layer on both sides are connected, and the first metal layer on the packaging surface A Zener chip or a TVS chip is provided on the electrode area of the layer, and the first metal layer on the package surface also has a peripheral area surrounding its electrode area, and a second metal layer is respectively provided on the first metal layer in each area , the height of the electrode area of the second metal layer is greater than/equal to the height of its peripheral area and the Zener chip or TVS chip, and the electrode area of the second metal layer is provided with a UVC chip;
所述第二金属层通过其外围区域密封安装有石英透镜,所述石英透镜具有包覆所述UVC芯片和所述齐纳芯片或TVS芯片的容纳槽,且所述石英透镜与所述UVC芯片、所述齐纳芯片或TVS芯片间填充有抗UVC特性的填充剂。The second metal layer is sealed with a quartz lens through its peripheral area, and the quartz lens has an accommodation groove covering the UVC chip and the Zener chip or TVS chip, and the quartz lens and the UVC chip , The spaces between the Zener chips or TVS chips are filled with fillers with anti-UVC properties.
作为一种改进的技术方案,所述基板为氮化铝陶瓷基板。As an improved technical solution, the substrate is an aluminum nitride ceramic substrate.
作为一种改进的技术方案,所述第一金属层和所述第二金属层均为Ni层Cu层Ni层Au层的多层结构。As an improved technical solution, both the first metal layer and the second metal layer have a multilayer structure of Ni layer, Cu layer, Ni layer and Au layer.
作为一种改进的技术方案,所述基板的两端部位置分别开设有通孔,所述第一金属层、所述第二金属层的电极区域均包括P电极区域和N电极区域,所述基板背面的P电极区域和N电极区域分别于其两端部设置,且所述基板背面的P电极区域和N电极区域之间还设有散热区域;As an improved technical solution, through holes are respectively opened at both ends of the substrate, and the electrode regions of the first metal layer and the second metal layer both include a P electrode region and an N electrode region, the The P electrode area and the N electrode area on the back of the substrate are respectively provided at both ends thereof, and a heat dissipation area is also provided between the P electrode area and the N electrode area on the back of the substrate;
所述基板封装面和背面的所述第一金属层的P电极区域通过所述通孔相连接,所述基板封装面和背面的所述第一金属层的N电极区域通过所述通孔相连接。The P electrode area of the first metal layer on the package surface of the substrate and the back side are connected through the through hole, and the N electrode area of the first metal layer on the package surface of the substrate and the back side are connected through the through hole. connect.
作为一种改进的技术方案,所述第二金属层的各区域厚度相同,且所述第二金属层的厚度高于所述齐纳芯片或TVS芯片的高度。As an improved technical solution, each region of the second metal layer has the same thickness, and the thickness of the second metal layer is higher than the height of the Zener chip or TVS chip.
作为一种改进的技术方案,所述基板封装面的所述第一金属层的P电极区域开设有电极识别缺口。As an improved technical solution, an electrode identification gap is provided in the P electrode area of the first metal layer on the packaging surface of the substrate.
作为一种改进的技术方案,所述基板背面的P电极区域、N电极区域与所述散热区域间均设有阻焊层。As an improved technical solution, a solder resist layer is provided between the P electrode area and the N electrode area on the back of the substrate and the heat dissipation area.
作为一种改进的技术方案,所述齐纳芯片或TVS芯片通过金锡共晶方式、锡膏或具有导电颗粒的胶水固定安装于所述第一金属层上,且所述齐纳芯片或TVS芯片的正负极分别与所述第一金属层的P电极区域和N电极区域相连接;As an improved technical solution, the Zener chip or TVS chip is fixedly mounted on the first metal layer by means of gold-tin eutectic, solder paste or glue with conductive particles, and the Zener chip or TVS chip The positive and negative poles of the chip are respectively connected to the P electrode area and the N electrode area of the first metal layer;
所述UVC芯片通过金锡共晶方式、锡膏或具有导电颗粒的胶水固定安装于所述第二金属层上,且所述UVC芯片的正负极分别与所述第二金属层的P电极区域和N电极区域相连接。The UVC chip is fixedly mounted on the second metal layer by means of gold-tin eutectic, solder paste or glue with conductive particles, and the positive and negative electrodes of the UVC chip are respectively connected to the P electrodes of the second metal layer. region is connected to the N electrode region.
作为一种改进的技术方案,所述第二金属层的外围区域为具有一胶水收集槽的回字形结构,所述石英透镜通过包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液密封固定安装于所述第二金属层上。As an improved technical solution, the peripheral area of the second metal layer is a zigzag structure with a glue collection tank, and the quartz lens contains silicone resin, epoxy resin, polyacrylate, polyamide and benzene And at least one of the cyclobutene glue is sealed and fixed on the second metal layer.
作为一种改进的技术方案,所述石英透镜包括底座安装部和光形修饰部,所述石英透镜通过其底座安装部固定安装于所述第二金属层上。As an improved technical solution, the quartz lens includes a base installation part and a light shape modification part, and the quartz lens is fixedly installed on the second metal layer through the base installation part.
作为一种改进的技术方案,所述填充剂包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一。As an improved technical solution, the filler includes at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and organic glass solution.
本发明同时公开了一种紫外灯珠封装结构的制备方法,包括如下步骤:The invention also discloses a method for preparing an ultraviolet lamp bead packaging structure, which includes the following steps:
S1、提供一基板,在所述基板上开设通孔,得到结构I;S1. Provide a substrate, and open a through hole on the substrate to obtain structure I;
S2、在结构I的两面分别制备第一金属层,具有外围区域的一面为封装面,具有散热区域的一面为背面,且封装面和背面的所述第一金属层的电极区域相连接,得到结构II;S2. Prepare the first metal layer on both sides of the structure I, the side with the peripheral area is the packaging surface, the side with the heat dissipation area is the back side, and the packaging side is connected to the electrode area of the first metal layer on the back side, to obtain Structure II;
S3、在所述基板两面的所述第一金属层上制备第二金属层,得到结构III;S3. Prepare a second metal layer on the first metal layer on both sides of the substrate to obtain structure III;
S4、在结构III背面的电极区域和散热区域之间制备阻焊层,得到结构IV;S4. Prepare a solder resist layer between the electrode area and the heat dissipation area on the back of the structure III to obtain the structure IV;
S5、将齐纳芯片或TVS芯片连接固定到封装面的所述第一金属层的电极区域,将UVC芯片连接固定到封装面的所述第二金属层的电极区域,得到结构V;S5. Connect and fix the Zener chip or TVS chip to the electrode area of the first metal layer on the packaging surface, and connect and fix the UVC chip to the electrode area of the second metal layer on the packaging surface to obtain a structure V;
S6、在所述第二金属层的外围区域涂覆胶液,并对胶液进行初步的半固化,得到结构VI;S6. Coating glue on the peripheral area of the second metal layer, and preliminarily semi-curing the glue to obtain structure VI;
同步的,提供一具有容纳槽的石英透镜,在所述石英透镜的容纳槽内加入抗UVC特性的填充剂,得到结构VII;Simultaneously, a quartz lens with a holding groove is provided, and an anti-UVC filler is added into the holding groove of the quartz lens to obtain structure VII;
S7、将结构VI倒扣到结构VII,并进行压合固化,得到最终的封装产品。S7, reversely buckle the structure VI to the structure VII, and carry out lamination and curing to obtain the final packaging product.
作为一种改进的技术方案,步骤S2中,在结构I的两面分别制备第一金属层,包括:As an improved technical solution, in step S2, the first metal layer is respectively prepared on both sides of the structure I, including:
在结构I的一面形成光刻胶层,并通过曝光以及显影工艺图形化所述光刻胶层,之后对所述基板具有图形化光刻胶层的一面进行蒸镀或电镀,镀上一层金属层;A photoresist layer is formed on one side of structure I, and the photoresist layer is patterned by exposure and development processes, and then the side of the substrate with the patterned photoresist layer is evaporated or electroplated, and a layer is plated metal layer;
在结构I的另一面同样做出图形化光刻胶后镀上一层金属层,得到两面都镀有金属层的结构,且两面金属层的电极区域通过所述通孔相连接;After the patterned photoresist is also made on the other side of the structure I, a metal layer is plated to obtain a structure coated with a metal layer on both sides, and the electrode regions of the metal layers on both sides are connected through the through holes;
通过光刻胶剥离工艺进行光刻胶剥离,去除所述光刻胶层,得到结构II。The photoresist is stripped by a photoresist stripping process, and the photoresist layer is removed to obtain structure II.
作为一种改进的技术方案,步骤S5中,先将齐纳芯片或TVS芯片放置于封装面的所述第一金属层的电极区域,将UVC芯片放置于封装面的所述第二金属层的电极区域,然后再通过金锡共晶的方式进行芯片于金属层上的共晶焊接,实现芯片于金属层上的固定,并将芯片的正负极与金属层连接。As an improved technical solution, in step S5, the Zener chip or TVS chip is first placed on the electrode area of the first metal layer on the package surface, and the UVC chip is placed on the electrode area of the second metal layer on the package surface. In the electrode area, the eutectic welding of the chip on the metal layer is carried out by means of gold-tin eutectic to realize the fixation of the chip on the metal layer, and connect the positive and negative electrodes of the chip to the metal layer.
作为一种改进的技术方案,步骤S6中,将包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液涂覆到所述第二金属层的外围区域的外圈顶面,然后进行胶液初步的半固化;As an improved technical solution, in step S6, a glue solution containing at least one of silicone resin, epoxy resin, polyacrylate, polyamide and benzocyclobutene is applied to the second metal layer The top surface of the outer ring of the peripheral area, and then the glue is initially semi-cured;
将石英透镜的容纳槽朝上放置,然后将包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一的填充剂加注到石英透镜的容纳槽内。Place the holding tank of the quartz lens facing upwards, and then fill the filling agent containing at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and plexiglass solution into the holding tank of the quartz lens .
采用了上述技术方案后,本发明的有益效果是:After adopting above-mentioned technical scheme, the beneficial effect of the present invention is:
(1)该紫外灯珠封装结构,无实现UVC芯片挡光的围坝,从而使得该封装结构工作时无光的吸收,大大提升了光的封装效率,且设有的与UVC芯片并联的齐纳芯片或TVS芯片,不会对UVC芯片产生挡光的同时,实现了过压保护,同时使得该封装结构的抗静电击穿性能大大提高,延长了UVC芯片的使用寿命,此外,该封装结构采用高透的石英透镜作为密封,提升了灯珠的气密性,有效的实现了水氧隔绝,并具有修饰光形的作用,石英透镜与UVC芯片、齐纳芯片或TVS芯片间填充有的抗UVC特性的填充剂,其折射率数值介于芯片出光体(蓝宝石n=1.82)与石英透镜(n=1.492)之间,降低了光在传播过程中的全反射损失,提高了光的取出效率。(1) The packaging structure of the ultraviolet lamp bead has no dam to realize the light blocking of the UVC chip, so that there is no light absorption when the packaging structure is working, which greatly improves the packaging efficiency of light, and is provided with a parallel connection with the UVC chip. The nanochip or TVS chip will not block the light of the UVC chip and realize overvoltage protection. At the same time, the anti-static breakdown performance of the package structure is greatly improved, and the service life of the UVC chip is extended. In addition, the package structure The high-transparency quartz lens is used as the seal, which improves the airtightness of the lamp bead, effectively realizes the isolation of water and oxygen, and has the effect of modifying the light shape. The gap between the quartz lens and the UVC chip, Zener chip or TVS chip is filled with The filler with anti-UVC properties has a refractive index between the light-emitting body of the chip (sapphire n=1.82) and the quartz lens (n=1.492), which reduces the loss of total reflection of light during propagation and improves the extraction of light efficiency.
(2)该封装结构将UVC芯片和齐纳芯片或TVS芯片的正负极转换至基板的背面,可实现贴片式安装使用,使得该紫外灯珠封装结构于焊盘上的安装更加方便,且占用体积更小。(2) The packaging structure converts the positive and negative poles of the UVC chip and Zener chip or TVS chip to the back of the substrate, which can be used for SMD installation, making the installation of the UV lamp bead packaging structure on the pad more convenient. And occupy a smaller volume.
(3)该封装结构背面设有的散热区域,实现了热电分离,使得封装芯片的散热效果大大提高,进而提高了封装芯片的性能及使用寿命。(3) The heat dissipation area provided on the back of the packaging structure realizes the separation of thermoelectricity, which greatly improves the heat dissipation effect of the packaged chip, thereby improving the performance and service life of the packaged chip.
(4)基板封装面的第一金属层上开设有电极识别缺口,便于该封装结构安装使用时区分正负极。(4) The first metal layer on the packaging surface of the substrate is provided with an electrode identification gap, which facilitates the identification of positive and negative electrodes when the packaging structure is installed and used.
(5)基板背面设有的阻焊层,在将该封装结构于焊盘上焊接固定时,能够避免将散热区域的金属层连接在一起,为该封装结构的精准安装提供了便利。(5) The solder resist layer provided on the back of the substrate can prevent the metal layers in the heat dissipation area from being connected together when the package structure is soldered and fixed on the pad, which facilitates the precise installation of the package structure.
(6)第二金属层的外围区域为具有一胶水收集槽的回字形结构,在将涂覆有半固化状态胶液的基板部分倒扣到石英透镜上并进行压合时,多余的胶液会溢入到胶水收集槽内,避免胶液溢入到该封装结构的内部,从而避免了对封装芯片的影响,且大大提高了石英透镜的安装牢固性及气密性。(6) The peripheral area of the second metal layer is a back-shaped structure with a glue collection tank. When the substrate part coated with semi-cured glue is turned upside down on the quartz lens and pressed, the excess glue It will overflow into the glue collection tank, preventing the glue from overflowing into the package structure, thereby avoiding the impact on the package chip, and greatly improving the installation firmness and airtightness of the quartz lens.
(7)石英透镜与芯片间填充有的填充剂,在提高光的取出效率的同时,具有较好的抗UVC特性,使用寿命长。(7) The filler filled between the quartz lens and the chip has good anti-UVC characteristics and long service life while improving the light extraction efficiency.
附图说明Description of drawings
为了更清楚地说明本发明具体实施方式或现有技术中的技术方案,下面将对具体实施方式或现有技术描述中所需要使用的附图作简单地介绍。在所有附图中,类似的元件或部分一般由类似的附图标记标识。附图中,各元件或部分并不一定按照实际的比例绘制。In order to more clearly illustrate the specific embodiments of the present invention or the technical solutions in the prior art, the following will briefly introduce the drawings that need to be used in the description of the specific embodiments or the prior art. Throughout the drawings, similar elements or parts are generally identified by similar reference numerals. In the drawings, elements or parts are not necessarily drawn in actual scale.
图1为本发明结构I的结构示意图;Fig. 1 is the structural representation of structure I of the present invention;
图2为本发明结构II的结构示意图;Fig. 2 is the structural representation of structure II of the present invention;
图3为本发明结构II的剖视结构示意图;Fig. 3 is the cross-sectional structure schematic diagram of structure II of the present invention;
图4为本发明结构III的结构示意图;Fig. 4 is the structural representation of structure III of the present invention;
图5为本发明结构III的剖视结构示意图;Fig. 5 is the schematic cross-sectional structure diagram of structure III of the present invention;
图6为本发明结构IV的结构示意图;Figure 6 is a schematic structural view of Structure IV of the present invention;
图7为本发明结构V的结构示意图;Fig. 7 is a structural schematic diagram of structure V of the present invention;
图8为本发明结构V的剖视结构示意图;Fig. 8 is a schematic cross-sectional structure diagram of structure V of the present invention;
图9为本发明结构V的另一剖视结构示意图;Fig. 9 is another cross-sectional structural schematic diagram of structure V of the present invention;
图10为本发明结构VI的结构示意图;Fig. 10 is a schematic structural view of structure VI of the present invention;
图11为本发明石英透镜的结构示意图;Fig. 11 is a schematic structural view of a quartz lens of the present invention;
图12为本发明结构VII的结构示意图;Figure 12 is a schematic structural view of structure VII of the present invention;
图13为本发明实施例一紫外灯珠封装结构的结构示意图;Fig. 13 is a structural schematic diagram of an ultraviolet lamp bead packaging structure according to an embodiment of the present invention;
图14为图13中A-A方向的剖视结构示意图;Fig. 14 is a schematic cross-sectional structural diagram of the A-A direction in Fig. 13;
图15为本发明B-B方向的剖视结构示意图;Fig. 15 is a schematic cross-sectional structure diagram of the B-B direction of the present invention;
图16为本发明实施例四提供的紫外灯珠封装结构的剖视结构示意图;Fig. 16 is a schematic cross-sectional structural view of the packaging structure of the ultraviolet lamp bead provided in the fourth embodiment of the present invention;
附图标记:1-基板;101-通孔;2-第一金属层;201-电极识别缺口;3-第二金属层;301-胶水收集槽;4-阻焊层;5-齐纳芯片;6-UVC芯片;7-胶液;8-石英透镜;801-容纳槽;802-底座安装部;803-光形修饰部;9-填充剂。Reference signs: 1-substrate; 101-through hole; 2-first metal layer; 201-electrode identification gap; 3-second metal layer; 301-glue collection tank; 4-solder resist layer; 5-Zener chip ; 6-UVC chip; 7-glue; 8-quartz lens; 801-holding tank; 802-base installation part;
具体实施方式Detailed ways
下面结合具体的实施例对本发明进一步说明。但这些例举性实施方式的用途和目的仅用来例举本发明,并非对本发明的实际保护范围构成任何形式的任何限定,更非将本发明的保护范围局限于此。The present invention will be further described below in conjunction with specific examples. However, the uses and purposes of these exemplary embodiments are only used to illustrate the present invention, and do not constitute any form of limitation to the actual protection scope of the present invention, nor limit the protection scope of the present invention thereto.
实施例一Embodiment one
如图1至图15共同所示,本实施例提供了一种紫外灯珠封装结构,包括基板1,基板1 的封装面和背面均设有第一金属层2,两面的第一金属层2的电极区域相连接,且封装面的第一金属层2的电极区域上设有齐纳芯片5,封装面的第一金属层2还具有环绕其电极区域的外围区域,各区域的第一金属层2上分别设有第二金属层3,第二金属层3的电极区域的高度大于/等于其外围区域和齐纳芯片5的高度,且第二金属层3的电极区域上设有UVC芯片6;第二金属层3通过其外围区域密封安装有石英透镜8,石英透镜8具有包覆UVC芯片6和齐纳芯片5的容纳槽801,且石英透镜8与UVC芯片6、齐纳芯片5间填充有抗UVC特性的填充剂9。As shown in Figures 1 to 15, this embodiment provides a packaging structure for ultraviolet lamp beads, including a substrate 1, a first metal layer 2 is provided on the packaging surface and the back surface of the substrate 1, and the first metal layer 2 on both sides The electrode area of the package surface is connected, and the electrode area of the first metal layer 2 of the package surface is provided with a Zener chip 5, the first metal layer 2 of the package surface also has a peripheral area surrounding its electrode area, and the first metal layer of each area Layer 2 is provided with a second metal layer 3 respectively, the height of the electrode area of the second metal layer 3 is greater than/equal to the height of its peripheral area and the Zener chip 5, and the electrode area of the second metal layer 3 is provided with a UVC chip 6; the second metal layer 3 is sealed with a quartz lens 8 through its peripheral area, and the quartz lens 8 has a housing groove 801 covering the UVC chip 6 and the Zener chip 5, and the quartz lens 8 is connected to the UVC chip 6 and the Zener chip 5 The space is filled with a filler 9 with anti-UVC properties.
本实施例中,基板1为绝缘高导热材质,可选用氮化铝、碳化硅、硅、氧化铝中的一种;本实施例中的基板1优选氮化铝陶瓷基板,氮化铝陶瓷基板具有热导率高、可靠的绝缘性能,且化学稳定性和热稳定性优良等性能。In this embodiment, the substrate 1 is made of insulating and high thermal conductivity material, and one of aluminum nitride, silicon carbide, silicon, and aluminum oxide can be selected; the substrate 1 in this embodiment is preferably an aluminum nitride ceramic substrate, and an aluminum nitride ceramic substrate It has high thermal conductivity, reliable insulation performance, and excellent chemical stability and thermal stability.
本实施例中,第一金属层2和第二金属层3均为Ni层Cu层Ni层Au层的多层结构。In this embodiment, both the first metal layer 2 and the second metal layer 3 have a multilayer structure of Ni layer, Cu layer, Ni layer and Au layer.
本实施例中,基板1的两端部位置分别开设有通孔101,第一金属层2、第二金属层3的电极区域均包括P电极区域和N电极区域,基板1背面的P电极区域和N电极区域分别设置于其两端部,且基板1背面的P电极区域和N电极区域之间还设有散热区域;基板1封装面和背面的第一金属层2的P电极区域通过通孔101相连接,基板1封装面和背面的第一金属层2的N电极区域通过通孔101相连接。In this embodiment, the two ends of the substrate 1 are respectively provided with through holes 101, the electrode regions of the first metal layer 2 and the second metal layer 3 both include a P electrode region and an N electrode region, and the P electrode region on the back of the substrate 1 and N electrode areas are respectively arranged at its two ends, and a heat dissipation area is also provided between the P electrode area and the N electrode area on the back of the substrate 1; The holes 101 are connected, and the N electrode regions of the first metal layer 2 on the packaging surface of the substrate 1 and the back surface are connected through the through holes 101 .
本实施例中,第二金属层3的各区域的厚度相同,且第二金属层3的厚度高于齐纳芯片5的高度,从而使得UVC芯片6安装后,不会存在挡光现象。In this embodiment, the thickness of each region of the second metal layer 3 is the same, and the thickness of the second metal layer 3 is higher than the height of the Zener chip 5, so that after the UVC chip 6 is installed, there will be no light blocking phenomenon.
本实施例中,以规格为长3.8mm、宽3.8mm、厚0.5mm的基板为例,通孔101的直径为60-100μm,优选80μm,第一金属层2的厚度为50-70μm,优选60μm,第二金属层3的厚度为110-130μm,优选120μm,且基板同面的P电极区域和N电极区域的间距为90-110μm,优选100μm。In this embodiment, taking a substrate with a length of 3.8 mm, a width of 3.8 mm, and a thickness of 0.5 mm as an example, the diameter of the through hole 101 is 60-100 μm, preferably 80 μm, and the thickness of the first metal layer 2 is 50-70 μm, preferably The thickness of the second metal layer 3 is 110-130 μm, preferably 120 μm, and the distance between the P electrode region and the N electrode region on the same surface of the substrate is 90-110 μm, preferably 100 μm.
本实施例中,UVC芯片6为长宽均为1mm的倒装芯片,其波段为200-295nm。In this embodiment, the UVC chip 6 is a flip-chip whose length and width are both 1 mm, and its wave band is 200-295 nm.
本实施例中,基板1封装面的第一金属层2的P电极区域开设有电极识别缺口201,便于该封装结构安装使用时区分正负极,如图4所示。In this embodiment, the P electrode area of the first metal layer 2 on the packaging surface of the substrate 1 is provided with an electrode identification gap 201 to facilitate the identification of positive and negative electrodes when the packaging structure is installed and used, as shown in FIG. 4 .
本实施例中,基板1背面的P电极区域、N电极区域与散热区域间均设有阻焊层4,在将该封装结构于焊盘上焊接固定时,阻焊层4能够避免将散热区域的金属层连接在一起,为该封装结构的精准安装提供了便利,如图6所示,两处阻焊层4之间即为散热区域,两边分别为P电极区域和N电极区域。In this embodiment, a solder resist layer 4 is provided between the P electrode area, the N electrode area, and the heat dissipation area on the back of the substrate 1. When the package structure is soldered and fixed on the pad, the solder resist layer 4 can prevent the heat dissipation area from being damaged. The metal layers are connected together, which facilitates the precise installation of the package structure. As shown in Figure 6, the heat dissipation area is between the two solder resist layers 4, and the P electrode area and the N electrode area are on both sides.
本实施例中,齐纳芯片5通过金锡共晶方式固定安装于第一金属层上,且齐纳芯片5的 正负极分别与第一金属层2的P电极区域和N电极区域相连接;UVC芯片6通过金锡共晶方式固定安装于第二金属层3上,且UVC芯片6的正负极分别与第二金属层3的P电极区域和N电极区域相连接。In this embodiment, the Zener chip 5 is fixedly mounted on the first metal layer by means of gold-tin eutectic, and the positive and negative electrodes of the Zener chip 5 are respectively connected to the P electrode region and the N electrode region of the first metal layer 2 The UVC chip 6 is fixedly mounted on the second metal layer 3 by means of gold-tin eutectic, and the positive and negative electrodes of the UVC chip 6 are respectively connected to the P electrode area and the N electrode area of the second metal layer 3 .
本实施例中,第二金属层3的外围区域为具有一胶水收集槽301的回字形结构,包含回字形内圈金属和外圈金属,内外圈金属之间为胶水收集槽301,石英透镜8通过包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液7密封固定安装于第二金属层3上;第二金属层3的回字形外围区域,在将涂覆有半固化状态胶液的基板部分倒扣到石英透镜8上并进行压合时,多余的胶液7会溢入到胶水收集槽301内,避免胶液7溢入到该封装结构的内部,从而避免了对封装芯片的影响,且大大提高了石英透镜8的安装牢固性及气密性。In this embodiment, the peripheral area of the second metal layer 3 is a back-shaped structure with a glue collection tank 301, including a back-shaped inner ring metal and an outer ring metal, and a glue collection tank 301 between the inner and outer ring metals, and the quartz lens 8 Sealed and fixed on the second metal layer 3 through glue 7 containing at least one of silicone resin, epoxy resin, polyacrylate, polyamide and benzocyclobutene; the back-shaped periphery of the second metal layer 3 area, when the substrate portion coated with semi-cured glue is turned upside down on the quartz lens 8 and pressed together, the excess glue 7 will overflow into the glue collection tank 301 to prevent the glue 7 from overflowing into the The interior of the packaging structure avoids the impact on the packaging chip, and greatly improves the installation firmness and airtightness of the quartz lens 8 .
本实施例中,如图11所示,石英透镜8包括底座安装部802和光形修饰部803,底座安装部802与第二金属层3的外围区域的外型尺寸相适配,石英透镜8通过其底座安装部802固定安装于第二金属层3上;本实施例中的石英透镜8,其光形修饰部803为半球形结构,对光形的修饰效果好。In this embodiment, as shown in FIG. 11 , the quartz lens 8 includes a base installation part 802 and a light shape modification part 803, the base installation part 802 is adapted to the external dimensions of the peripheral area of the second metal layer 3, and the quartz lens 8 passes through Its base mounting part 802 is fixedly mounted on the second metal layer 3; the light shape modification part 803 of the quartz lens 8 in this embodiment is a hemispherical structure, which has a good effect on light shape modification.
本实施例中,石英透镜8的容纳槽801为圆台状结构,且容纳槽801的槽底面与UVC芯片6间的间距为5-20μm。In this embodiment, the accommodation groove 801 of the quartz lens 8 is a conical structure, and the distance between the bottom surface of the accommodation groove 801 and the UVC chip 6 is 5-20 μm.
本实施例中,填充剂9包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一,其具有较好的抗UVC特性,在提高光的取出效率的同时,使用寿命长。In this embodiment, the filler 9 includes at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and plexiglass solution, which has better anti-UVC characteristics and improves the light extraction efficiency. At the same time, it has a long service life.
本实施例同时提供了一种上述紫外灯珠封装结构的制备方法,包括如下步骤:This embodiment also provides a method for preparing the above-mentioned ultraviolet lamp bead packaging structure, including the following steps:
S1、提供一基板1,在基板1上开设通孔101,得到结构I,如图1所示;S1. A substrate 1 is provided, and a through hole 101 is opened on the substrate 1 to obtain a structure I, as shown in FIG. 1 ;
该步骤中,对基板1进行开孔的设备及开孔工艺为本领域技术人员所共识的,在此不作赘述。In this step, the equipment and process for opening holes in the substrate 1 are well known by those skilled in the art, and will not be repeated here.
S2、在结构I的两面分别制备第一金属层2,具有外围区域的一面为封装面,具有散热区域的一面为背面,且封装面和背面的第一金属层2的电极区域相连接,得到结构II,如图2和图3共同所示;S2. Prepare the first metal layer 2 on both sides of the structure I, the side with the peripheral area is the packaging surface, and the side with the heat dissipation area is the back side, and the packaging surface is connected to the electrode area of the first metal layer 2 on the back side, obtaining Structure II, as shown in Figure 2 and Figure 3 together;
该步骤中,首先在结构I的一面形成光刻胶层,并通过曝光以及显影工艺图形化光刻胶层,之后对基板1具有图形化光刻胶层的一面进行蒸镀或电镀,镀上一层金属层;In this step, a photoresist layer is first formed on one side of the structure I, and the photoresist layer is patterned through exposure and development processes, and then the side of the substrate 1 with the patterned photoresist layer is evaporated or electroplated, and then plated a metal layer;
之后,在结构I的另一面同样做出图形化光刻胶后镀上一层金属层,得到两面都镀有金属层的结构,在结构I的两面镀金属层的同时,镀的金属会填充入通孔101内,使得两面金 属层的电极区域通过通孔101相连接,如图3所示;After that, patterned photoresist is also made on the other side of structure I, and then a metal layer is plated to obtain a structure with metal layers on both sides. When metal layers are plated on both sides of structure I, the plated metal will fill into the through hole 101, so that the electrode regions of the metal layers on both sides are connected through the through hole 101, as shown in Figure 3;
最后,通过光刻胶剥离工艺进行光刻胶剥离,去除光刻胶层,对光刻胶剥离时,光刻胶上镀有的金属层会随光刻胶剥离而去除,留下镀在基板上的第一金属层2。Finally, the photoresist is stripped through the photoresist stripping process to remove the photoresist layer. When the photoresist is stripped, the metal layer plated on the photoresist will be removed with the photoresist stripping, leaving the metal layer plated on the substrate. on the first metal layer 2.
S3、在基板1两面的第一金属层2上制备第二金属层3,得到结构III,如图4和图5共同所示;S3. Prepare a second metal layer 3 on the first metal layer 2 on both sides of the substrate 1 to obtain a structure III, as shown in FIG. 4 and FIG. 5 ;
该步骤中,第二金属层3的制备工艺与步骤2中第一金属层2的制备工艺相同,同样是先在一面采用图形化光刻胶工艺、蒸镀或电镀工艺制备一层金属层,再在另一面采用图形化光刻胶工艺、蒸镀或电镀工艺制备一层金属层,两面金属层制备后,最后再通过光刻胶剥离工艺制得第二金属层3,第二金属层3的厚度大于第一金属层2厚度,且封装面的第二金属层3的外围区域为回字形结构,包括内圈、外圈以及内外圈间形成的胶水收集槽301。In this step, the preparation process of the second metal layer 3 is the same as the preparation process of the first metal layer 2 in step 2. Similarly, a layer of metal layer is first prepared on one side using a patterned photoresist process, evaporation or electroplating process, Then, on the other side, a metal layer is prepared by a patterned photoresist process, evaporation or electroplating process. After the metal layers on both sides are prepared, the second metal layer 3 is finally obtained by a photoresist stripping process. The second metal layer 3 The thickness is greater than the thickness of the first metal layer 2, and the peripheral area of the second metal layer 3 on the packaging surface is a zigzag structure, including an inner ring, an outer ring, and a glue collection groove 301 formed between the inner and outer rings.
S4、在结构III背面的电极区域和散热区域之间制备阻焊层4,得到结构IV,如图6所示;S4. Prepare a solder resist layer 4 between the electrode area and the heat dissipation area on the back of the structure III to obtain the structure IV, as shown in FIG. 6 ;
该步骤中,阻焊层4及其制备工艺为本领域技术人员所共识的,故在此不作赘述。In this step, the solder resist layer 4 and its preparation process are understood by those skilled in the art, so details will not be described here.
S5、将齐纳芯片5连接固定到封装面的第一金属层2的电极区域,分别连接第一金属层2的P电极区域和N电极区域,将UVC芯片6连接固定到封装面的第二金属层3的电极区域,分别连接第二金属层3的P电极区域和N电极区域,得到结构V,如图7至图9共同所示;S5. Connect and fix the Zener chip 5 to the electrode area of the first metal layer 2 on the packaging surface, respectively connect the P electrode area and the N electrode area of the first metal layer 2, and connect and fix the UVC chip 6 to the second electrode area of the packaging surface. The electrode area of the metal layer 3 is respectively connected to the P electrode area and the N electrode area of the second metal layer 3 to obtain a structure V, as shown in Figure 7 to Figure 9;
该步骤中,先将齐纳芯片5放置于封装面的第一金属层2的电极区域,将UVC芯片6放置于封装面的第二金属层3的电极区域,然后再通过金锡共晶的方式进行芯片于金属层上的共晶焊接,实现芯片于金属层上的固定,并将芯片的正负极分别与金属层的P电极区域、N电极区域连接;结构V中,齐纳芯片5与UVC芯片6并联。In this step, the Zener chip 5 is first placed on the electrode area of the first metal layer 2 on the packaging surface, and the UVC chip 6 is placed on the electrode area of the second metal layer 3 on the packaging surface, and then through the gold-tin eutectic The eutectic welding of the chip on the metal layer is carried out to realize the fixation of the chip on the metal layer, and the positive and negative electrodes of the chip are respectively connected to the P electrode area and the N electrode area of the metal layer; in structure V, the Zener chip 5 Connected with UVC chip 6 in parallel.
S6、在第二金属层3的外围区域涂覆胶液7,并对胶液7进行初步的半固化,得到结构VI,如图10所示,同步的,提供一具有容纳槽801的石英透镜8,在石英透镜8的容纳槽801内加入抗UVC特性的填充剂9,得到结构VII,如图12所示;S6. Coating the glue 7 on the peripheral area of the second metal layer 3, and preliminarily semi-curing the glue 7 to obtain the structure VI, as shown in FIG. 8. Add anti-UVC filler 9 into the accommodation groove 801 of the quartz lens 8 to obtain structure VII, as shown in FIG. 12 ;
该步骤中,将包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液7涂覆到第二金属层3的外围区域的外圈顶面,然后进行胶液7初步的半固化,实现结构VI的制备;In this step, the glue solution 7 containing at least one of silicone resin, epoxy resin, polyacrylate, polyamide and benzocyclobutene is applied to the top surface of the outer ring of the peripheral region of the second metal layer 3 , and then preliminarily semi-cured the glue solution 7 to realize the preparation of structure VI;
将石英透镜8的容纳槽801朝上放置,然后将包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一的填充剂9加注到石英透镜8的容纳槽801内,实现结构VII的制备。Place the accommodating groove 801 of the quartz lens 8 facing up, and then fill the quartz lens 8 with a filler 9 comprising at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and organic glass solution In the holding tank 801 of the structure VII is realized.
S7、将结构VI倒扣到结构VII,并进行压合固化,得到最终的封装产品,如图13至图15共同所示。S7. The structure VI is buckled upside down to the structure VII, and then pressed and solidified to obtain the final packaged product, as shown in FIG. 13 to FIG. 15 .
该步骤中,将石英透镜8的底座安装部802正对第二金属层3的外围区域倒扣,压合过程中,多余的胶液7会溢入到胶水收集槽301内,而不会溢入到该封装结构的内部。In this step, the base mounting part 802 of the quartz lens 8 is turned upside down against the peripheral area of the second metal layer 3. During the pressing process, the excess glue 7 will overflow into the glue collection tank 301 without overflowing. into the interior of the package structure.
本实施例中,与UVC芯片6并联的齐纳芯片5也可替换为TVS芯片,与UVC芯片并联的齐纳芯片或TVS芯片均具有良好的抗静电击穿和过压保护的作用。In this embodiment, the Zener chip 5 connected in parallel with the UVC chip 6 can also be replaced by a TVS chip. Both the Zener chip and the TVS chip connected in parallel with the UVC chip have good anti-static breakdown and overvoltage protection functions.
基于上述方法制备的该紫外灯珠封装结构,无UVC芯片6挡光的围坝,从而使得该封装结构工作时无光的吸收,大大提升了光的封装效率,且设有的与UVC芯片6并联的齐纳芯片5或TVS芯片,不会对UVC芯片6产生挡光的同时,实现了过压保护,同时使得该封装结构的抗静电击穿性能大大提高,延长了UVC芯片的使用寿命,此外,该封装结构采用高透的石英透镜8作为密封,提升了灯珠的气密性,有效的实现了水氧隔绝,并具有修饰光形的作用,石英透镜8与UVC芯片6、齐纳芯片5间填充有的抗UVC特性的填充剂9,其折射率数值介于芯片出光体(蓝宝石n=1.82)与石英透镜(n=1.492)之间,降低了光在传播过程中的全反射损失,提高了光的取出效率。The ultraviolet lamp bead packaging structure prepared based on the above method has no dam for UVC chip 6 to block light, so that the packaging structure has no light absorption during operation, greatly improving the packaging efficiency of light, and is provided with UVC chip 6. The Zener chip 5 or TVS chip connected in parallel will not block the UVC chip 6 while realizing overvoltage protection, and at the same time greatly improve the anti-static breakdown performance of the package structure, prolonging the service life of the UVC chip. In addition, the packaging structure uses a highly transparent quartz lens 8 as a seal, which improves the airtightness of the lamp bead, effectively realizes the isolation of water and oxygen, and has the effect of modifying the light shape. The quartz lens 8 and the UVC chip 6, Zener The anti-UVC filler 9 filled between the chips 5 has a refractive index value between the light-emitting body of the chip (sapphire n=1.82) and the quartz lens (n=1.492), which reduces the total reflection of light during propagation loss, improving the light extraction efficiency.
此外,该封装结构将UVC芯片6和齐纳芯片5的正负极转换至基板1的背面,可实现贴片式安装使用,使得该紫外灯珠封装结构于焊盘上的安装更加方便,且占用体积更小;该封装结构背面设有的散热区域,实现了热电分离,使得封装芯片的散热效果大大提高,进而提高了封装芯片的性能及使用寿命。In addition, the packaging structure converts the positive and negative poles of the UVC chip 6 and the Zener chip 5 to the back of the substrate 1, which can be used for patch mounting, making the installation of the UV lamp bead packaging structure on the pad more convenient, and The footprint is smaller; the heat dissipation area on the back of the packaging structure realizes the separation of thermoelectricity, which greatly improves the heat dissipation effect of the packaged chip, thereby improving the performance and service life of the packaged chip.
实施例二Embodiment two
本实施例与实施例一中的紫外灯珠封装结构相同,不同之处在于,本实施例中的齐纳芯片5通过锡膏固定安装于第一金属层2上,且齐纳芯片5的正负极分别与第一金属层2的P电极区域和N电极区域相连接;UVC芯片6通过锡膏固定安装于第二金属层3上,且UVC芯片的正负极分别与第二金属层3的P电极区域和N电极区域相连接。This embodiment is the same as the UV lamp bead packaging structure in Embodiment 1, the difference is that the Zener chip 5 in this embodiment is fixedly mounted on the first metal layer 2 through solder paste, and the positive side of the Zener chip 5 The negative electrode is connected to the P electrode area and the N electrode area of the first metal layer 2 respectively; the UVC chip 6 is fixedly mounted on the second metal layer 3 through solder paste, and the positive and negative electrodes of the UVC chip are respectively connected to the second metal layer 3 The P electrode area and the N electrode area are connected.
该实施例中,紫外灯珠封装结构的制备方法与实施例一相同,不同之处在于,步骤S5中,先将齐纳芯片5和UVC芯片6分别通过锡膏放置于第一金属层2的电极区域、第二金属层3的电极区域,然后再进行回流焊接,实现芯片于金属层上的固定,并将芯片的正负极分别与金属层的P电极区域、N电极区域连接。In this embodiment, the preparation method of the UV lamp bead packaging structure is the same as that of Embodiment 1, the difference is that in step S5, the Zener chip 5 and the UVC chip 6 are placed on the first metal layer 2 respectively through solder paste. The electrode area and the electrode area of the second metal layer 3 are reflow soldered to realize the fixation of the chip on the metal layer, and the positive and negative electrodes of the chip are respectively connected to the P electrode area and the N electrode area of the metal layer.
实施例三Embodiment three
本实施例与实施例一中的紫外灯珠封装结构相同,不同之处在于,本实施例中齐纳芯片5通过具有导电颗粒的胶水固定安装于第一金属层2上,且齐纳芯片5的正负极分别与第一 金属层2的P电极区域和N电极区域相连接;UVC芯片6通过具有导电颗粒的胶水固定安装于第二金属层3上,且UVC芯片6的正负极分别与第二金属层3的P电极区域和N电极区域相连接。This embodiment is the same as the UV lamp bead packaging structure in Embodiment 1, the difference is that in this embodiment, the Zener chip 5 is fixedly mounted on the first metal layer 2 through the glue with conductive particles, and the Zener chip 5 The positive and negative electrodes of the UVC chip 6 are respectively connected to the P electrode area and the N electrode area of the first metal layer 2; It is connected with the P electrode area and the N electrode area of the second metal layer 3 .
该实施例中,紫外灯珠封装结构的制备方法与实施例一相同,不同之处在于,步骤S5中,In this embodiment, the preparation method of the ultraviolet lamp bead packaging structure is the same as that of Embodiment 1, the difference is that in step S5,
先将齐纳芯片5和UVC芯片6分别通过具有导电颗粒的胶水放置于第一金属层2的电极区域、第二金属层3的电极区域,然后再进行具有导电颗粒胶水的固化,实现芯片于金属层上的固定,胶水的导电颗粒会将芯片的正负极分别与金属层的P电极区域、N电极区域连接。First, the Zener chip 5 and the UVC chip 6 are respectively placed on the electrode area of the first metal layer 2 and the electrode area of the second metal layer 3 through the glue with conductive particles, and then the glue with conductive particles is cured to realize the chip on the Fixing on the metal layer, the conductive particles of the glue will connect the positive and negative electrodes of the chip to the P electrode area and the N electrode area of the metal layer respectively.
该实施例中,具有导电颗粒的胶水优选导电银胶。In this embodiment, the glue with conductive particles is preferably conductive silver glue.
实施例四Embodiment four
如图16所示,本实施例与实施例一中的紫外灯珠封装结构相同,不同之处在于,本实施例中的石英透镜8的顶部为平面结构。As shown in FIG. 16 , the packaging structure of this embodiment is the same as that of the ultraviolet lamp bead in Embodiment 1, except that the top of the quartz lens 8 in this embodiment is a planar structure.
以上所述仅为本发明的较佳实施例,并不用以限制本发明,凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present invention shall be included in the protection of the present invention. within range.

Claims (10)

  1. 一种紫外灯珠封装结构,包括基板,其特征在于:所述基板的封装面和背面均设有第一金属层,两面的所述第一金属层的电极区域相连接,且封装面的所述第一金属层的电极区域上设有齐纳芯片或TVS芯片,封装面的所述第一金属层还具有环绕其电极区域的外围区域,各区域的所述第一金属层上分别设有第二金属层,所述第二金属层的电极区域的高度大于/等于其外围区域和所述齐纳芯片或TVS芯片的高度,且所述第二金属层的电极区域上设有UVC芯片;An ultraviolet lamp bead packaging structure, including a substrate, characterized in that: the packaging surface and the back surface of the substrate are provided with a first metal layer, the electrode regions of the first metal layer on both sides are connected, and all the packaging surfaces A zener chip or a TVS chip is provided on the electrode area of the first metal layer, and the first metal layer on the packaging surface also has a peripheral area surrounding the electrode area, and the first metal layer in each area is respectively provided with The second metal layer, the height of the electrode area of the second metal layer is greater than/equal to the height of its peripheral area and the Zener chip or TVS chip, and the electrode area of the second metal layer is provided with a UVC chip;
    所述第二金属层通过其外围区域密封安装有石英透镜,所述石英透镜具有包覆所述UVC芯片和所述齐纳芯片或TVS芯片的容纳槽,且所述石英透镜与所述UVC芯片、所述齐纳芯片或TVS芯片间填充有抗UVC特性的填充剂。The second metal layer is sealed with a quartz lens through its peripheral area, and the quartz lens has an accommodation groove covering the UVC chip and the Zener chip or TVS chip, and the quartz lens and the UVC chip , The spaces between the Zener chips or TVS chips are filled with fillers with anti-UVC properties.
  2. 如权利要求1所述的紫外灯珠封装结构,其特征在于:所述基板的两端部位置分别开设有通孔,所述第一金属层、所述第二金属层的电极区域均包括P电极区域和N电极区域,所述基板背面的P电极区域和N电极区域分别于其两端部设置,且所述基板背面的P电极区域和N电极区域之间还设有散热区域;The packaging structure of the ultraviolet lamp bead according to claim 1, characterized in that: through holes are respectively opened at the two ends of the substrate, and the electrode regions of the first metal layer and the second metal layer include P An electrode area and an N electrode area, the P electrode area and the N electrode area on the back of the substrate are respectively arranged at both ends thereof, and a heat dissipation area is also provided between the P electrode area and the N electrode area on the back of the substrate;
    所述基板封装面和背面的所述第一金属层的P电极区域通过所述通孔相连接,所述基板封装面和背面的所述第一金属层的N电极区域通过所述通孔相连接。The P electrode area of the first metal layer on the package surface of the substrate and the back side are connected through the through hole, and the N electrode area of the first metal layer on the package surface of the substrate and the back side are connected through the through hole. connect.
  3. 如权利要求2所述的紫外灯珠封装结构,其特征在于:所述基板封装面的所述第一金属层的P电极区域开设有电极识别缺口;The ultraviolet lamp bead packaging structure according to claim 2, characterized in that: an electrode identification gap is opened in the P electrode area of the first metal layer on the packaging surface of the substrate;
    所述基板背面的P电极区域、N电极区域与所述散热区域间均设有阻焊层。A solder resist layer is provided between the P electrode area, the N electrode area and the heat dissipation area on the back of the substrate.
  4. 如权利要求3所述的紫外灯珠封装结构,其特征在于:所述齐纳芯片或TVS芯片通过金锡共晶方式、锡膏或具有导电颗粒的胶水固定安装于所述第一金属层上,且所述齐纳芯片或TVS芯片的正负极分别与所述第一金属层的P电极区域和N电极区域相连接;The packaging structure of ultraviolet lamp bead according to claim 3, characterized in that: the Zener chip or TVS chip is fixedly mounted on the first metal layer by means of gold-tin eutectic, solder paste or glue with conductive particles , and the positive and negative poles of the Zener chip or TVS chip are respectively connected to the P electrode area and the N electrode area of the first metal layer;
    所述UVC芯片通过金锡共晶方式、锡膏或具有导电颗粒的胶水固定安装于所述第二金属层上,且所述UVC芯片的正负极分别与所述第二金属层的P电极区域和N电极区域相连接。The UVC chip is fixedly mounted on the second metal layer by means of gold-tin eutectic, solder paste or glue with conductive particles, and the positive and negative electrodes of the UVC chip are respectively connected to the P electrodes of the second metal layer. region is connected to the N electrode region.
  5. 如权利要求4所述的紫外灯珠封装结构,其特征在于:所述第二金属层的外围区域为具有一胶水收集槽的回字形结构,所述石英透镜通过包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液密封固定安装于所述第二金属层上。The ultraviolet lamp bead packaging structure according to claim 4, wherein the peripheral area of the second metal layer is a zigzag structure with a glue collection tank, and the quartz lens contains silicone resin and epoxy resin. The glue solution of at least one of polyacrylate, polyamide and benzocyclobutene is sealed and fixed on the second metal layer.
  6. 如权利要求5所述的紫外灯珠封装结构,其特征在于:所述填充剂包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一。The packaging structure of the ultraviolet lamp bead according to claim 5, wherein the filler comprises at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and plexiglass solution.
  7. 一种权利要求1所述的紫外灯珠封装结构的制备方法,其特征在于,包括如下步骤:A method for preparing the ultraviolet lamp bead packaging structure according to claim 1, comprising the steps of:
    S1、提供一基板,在所述基板上开设通孔,得到结构I;S1. Provide a substrate, and open a through hole on the substrate to obtain structure I;
    S2、在结构I的两面分别制备第一金属层,具有外围区域的一面为封装面,具有散热区域的一面为背面,且封装面和背面的所述第一金属层的电极区域相连接,得到结构II;S2. Prepare the first metal layer on both sides of the structure I, the side with the peripheral area is the packaging surface, the side with the heat dissipation area is the back side, and the packaging side is connected to the electrode area of the first metal layer on the back side, to obtain Structure II;
    S3、在所述基板两面的所述第一金属层上制备第二金属层,得到结构III;S3. Prepare a second metal layer on the first metal layer on both sides of the substrate to obtain structure III;
    S4、在结构III背面的电极区域和散热区域之间制备阻焊层,得到结构IV;S4. Prepare a solder resist layer between the electrode area and the heat dissipation area on the back of the structure III to obtain the structure IV;
    S5、将齐纳芯片或TVS芯片连接固定到封装面的所述第一金属层的电极区域,将UVC芯片连接固定到封装面的所述第二金属层的电极区域,得到结构V;S5. Connect and fix the Zener chip or TVS chip to the electrode area of the first metal layer on the packaging surface, and connect and fix the UVC chip to the electrode area of the second metal layer on the packaging surface to obtain a structure V;
    S6、在所述第二金属层的外围区域涂覆胶液,并对胶液进行初步的半固化,得到结构VI;S6. Coating glue on the peripheral area of the second metal layer, and preliminarily semi-curing the glue to obtain structure VI;
    同步的,提供一具有容纳槽的石英透镜,在所述石英透镜的容纳槽内加入抗UVC特性的填充剂,得到结构VII;Simultaneously, a quartz lens with a holding groove is provided, and a filler with anti-UVC properties is added into the holding groove of the quartz lens to obtain structure VII;
    S7、将结构VI倒扣到结构VII,并进行压合固化,得到最终的封装产品。S7. The structure VI is buckled upside down to the structure VII, and pressed and solidified to obtain the final packaging product.
  8. 如权利要求7所述的紫外灯珠封装结构的制备方法,其特征在于:步骤S2中,在结构I的两面分别制备第一金属层包括:The preparation method of the ultraviolet lamp bead packaging structure as claimed in claim 7, characterized in that: in step S2, preparing the first metal layer respectively on both sides of the structure I comprises:
    在结构I的一面形成光刻胶层,并通过曝光以及显影工艺图形化所述光刻胶层,之后对所述基板具有图形化光刻胶层的一面进行蒸镀或电镀,镀上一层金属层;A photoresist layer is formed on one side of structure I, and the photoresist layer is patterned by exposure and development processes, and then the side of the substrate with the patterned photoresist layer is evaporated or electroplated, and a layer is plated metal layer;
    在结构I的另一面同样做出图形化光刻胶后镀上一层金属层,得到两面都镀有金属层的结构,且两面金属层的电极区域通过所述通孔相连接;After the patterned photoresist is also made on the other side of the structure I, a metal layer is plated to obtain a structure coated with a metal layer on both sides, and the electrode regions of the metal layers on both sides are connected through the through holes;
    通过光刻胶剥离工艺进行光刻胶剥离,去除所述光刻胶层,得到结构II。The photoresist is stripped by a photoresist stripping process, and the photoresist layer is removed to obtain structure II.
  9. 如权利要求8所述的紫外灯珠封装结构的制备方法,其特征在于:步骤S5中,先将齐纳芯片或TVS芯片放置于封装面的所述第一金属层的电极区域,将UVC芯片放置于封装面的所述第二金属层的电极区域,然后再通过金锡共晶的方式进行芯片于金属层上的共晶焊接,实现芯片于金属层上的固定,并将芯片的正负极与金属层连接。The preparation method of the ultraviolet lamp bead packaging structure according to claim 8, characterized in that: in step S5, the Zener chip or TVS chip is first placed on the electrode area of the first metal layer on the packaging surface, and the UVC chip placed on the electrode area of the second metal layer on the package surface, and then carry out the eutectic welding of the chip on the metal layer through the gold-tin eutectic method, so as to realize the fixing of the chip on the metal layer, and connect the positive and negative sides of the chip connected to the metal layer.
  10. 如权利要求9所述的紫外灯珠封装结构的制备方法,其特征在于:步骤S6中,将包含有硅树脂、环氧树脂、聚丙烯酸酯、聚酰胺和苯并环丁烯中至少之一的胶液涂覆到所述第二金属层的外围区域的外圈顶面,然后进行胶液初步的半固化;The preparation method of the ultraviolet lamp bead packaging structure as claimed in claim 9, characterized in that: in step S6, at least one of silicone resin, epoxy resin, polyacrylate, polyamide and benzocyclobutene will be included The glue solution is applied to the top surface of the outer ring of the peripheral area of the second metal layer, and then the glue solution is initially semi-cured;
    将石英透镜的容纳槽朝上放置,然后将包含硅胶、环氧树脂、硅氧树脂、氟树脂、模压玻璃溶液、有机玻璃溶液中的至少之一的填充剂加注到石英透镜的容纳槽内。Place the holding tank of the quartz lens facing upwards, and then fill the filling agent containing at least one of silica gel, epoxy resin, silicone resin, fluororesin, molded glass solution, and plexiglass solution into the holding tank of the quartz lens .
PCT/CN2022/138986 2022-02-10 2022-12-14 Ultraviolet lamp bead packaging structure and manufacturing method therefor WO2023151379A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US18/170,054 US20230197708A1 (en) 2022-02-10 2023-02-16 Ultraviolet Lamp Bead Package Structure and Preparation Method Thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210125173.0 2022-02-10
CN202210125173.0A CN114156389B (en) 2022-02-10 2022-02-10 Ultraviolet lamp bead packaging structure and preparation method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US18/170,054 Continuation US20230197708A1 (en) 2022-02-10 2023-02-16 Ultraviolet Lamp Bead Package Structure and Preparation Method Thereof

Publications (1)

Publication Number Publication Date
WO2023151379A1 true WO2023151379A1 (en) 2023-08-17

Family

ID=80450369

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/138986 WO2023151379A1 (en) 2022-02-10 2022-12-14 Ultraviolet lamp bead packaging structure and manufacturing method therefor

Country Status (2)

Country Link
CN (1) CN114156389B (en)
WO (1) WO2023151379A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114156389B (en) * 2022-02-10 2022-05-31 元旭半导体科技股份有限公司 Ultraviolet lamp bead packaging structure and preparation method thereof

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090044306A (en) * 2007-10-31 2009-05-07 서울반도체 주식회사 Light emitting diode package
CN106981555A (en) * 2017-03-21 2017-07-25 江苏稳润光电有限公司 A kind of tazza high reliability purple LED packaging and its manufacture method
CN111934193A (en) * 2020-10-14 2020-11-13 山东元旭光电股份有限公司 LD chip inorganic packaging structure and preparation method thereof
CN213242589U (en) * 2020-11-12 2021-05-18 武汉高星紫外光电科技有限公司 Ultraviolet LED device with adjustable light-emitting angle
CN113594323A (en) * 2020-04-30 2021-11-02 隆达电子股份有限公司 Light emitting diode package
CN114156389A (en) * 2022-02-10 2022-03-08 元旭半导体科技股份有限公司 Ultraviolet lamp bead packaging structure and preparation method thereof
CN115207184A (en) * 2021-04-12 2022-10-18 博尔博公司 Light emitting diode package using fluid enclosure

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201556617U (en) * 2009-10-29 2010-08-18 东贝光电科技股份有限公司 LED structure
KR101684943B1 (en) * 2010-05-17 2016-12-20 엘지이노텍 주식회사 Light Emitting Device
JP2012015438A (en) * 2010-07-05 2012-01-19 Citizen Holdings Co Ltd Semiconductor light emitting device
CN201829538U (en) * 2010-11-01 2011-05-11 南昌工程学院 Light-emitting diode assembling bracket
KR101824886B1 (en) * 2011-03-25 2018-03-14 엘지이노텍 주식회사 Light emitting device package
KR101557942B1 (en) * 2014-01-08 2015-10-12 주식회사 루멘스 Light emitting device package and its manufacturing method
CN207719231U (en) * 2017-11-27 2018-08-10 东莞中之光电股份有限公司 A kind of LED encapsulation structure being easily installed and there is anti-static function
CN109742212A (en) * 2018-12-21 2019-05-10 华中科技大学鄂州工业技术研究院 A kind of LED encapsulation structure and packaging method
CN213546349U (en) * 2020-09-04 2021-06-25 深圳市智讯达光电科技有限公司 Packaging structure of ultraviolet LED lamp pearl
CN212907789U (en) * 2020-11-06 2021-04-06 松山湖材料实验室 Dam, mounting base and light emitting diode
CN112563255B (en) * 2020-11-30 2021-12-28 宁波市奉化浩轩光电有限公司 Ultraviolet light-emitting element

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090044306A (en) * 2007-10-31 2009-05-07 서울반도체 주식회사 Light emitting diode package
CN106981555A (en) * 2017-03-21 2017-07-25 江苏稳润光电有限公司 A kind of tazza high reliability purple LED packaging and its manufacture method
CN113594323A (en) * 2020-04-30 2021-11-02 隆达电子股份有限公司 Light emitting diode package
CN111934193A (en) * 2020-10-14 2020-11-13 山东元旭光电股份有限公司 LD chip inorganic packaging structure and preparation method thereof
CN213242589U (en) * 2020-11-12 2021-05-18 武汉高星紫外光电科技有限公司 Ultraviolet LED device with adjustable light-emitting angle
CN115207184A (en) * 2021-04-12 2022-10-18 博尔博公司 Light emitting diode package using fluid enclosure
CN114156389A (en) * 2022-02-10 2022-03-08 元旭半导体科技股份有限公司 Ultraviolet lamp bead packaging structure and preparation method thereof

Also Published As

Publication number Publication date
CN114156389A (en) 2022-03-08
CN114156389B (en) 2022-05-31

Similar Documents

Publication Publication Date Title
TWI415293B (en) Fabricating method of photoelectric device and packaging structure thereof
CN104851961B (en) The chip-scale packaging method and structure of luminescent device
US9512968B2 (en) LED module
US8354688B2 (en) Semiconductor chip assembly with bump/base/ledge heat spreader, dual adhesives and cavity in bump
US8314438B2 (en) Semiconductor chip assembly with bump/base heat spreader and cavity in bump
WO2023151379A1 (en) Ultraviolet lamp bead packaging structure and manufacturing method therefor
US8802460B2 (en) Method of mounting LED chip
US8664674B2 (en) Light emitting diode device preventing short circuiting between adjacent light emitting diode chips
US20120043886A1 (en) Integrated Heat Conductive Light Emitting Diode (LED) White Light Source Module
CN211605189U (en) Ultraviolet LED packaging structure
CN108461602A (en) A kind of deep ultraviolet LED inorganic encapsulated pedestals
CN101630707A (en) Manufacturing method and packaging structure of optoelectronic element
TW201304212A (en) Light-emitting apparatus and manufacturing methods thereof
JP5737083B2 (en) LED light source device
CN101777549A (en) Packaging module structure of compound semiconductor elements and production method thereof
CN110707199B (en) Deep ultraviolet LED device and packaging method thereof
CN208157452U (en) A kind of flip LED luminescent device
CN208298868U (en) Light emitting semiconductor device
US20230197708A1 (en) Ultraviolet Lamp Bead Package Structure and Preparation Method Thereof
TW201340406A (en) LED package and method of manufacturing the same
CN210743971U (en) Deep ultraviolet LED device
CN114335302B (en) Ultraviolet light-emitting device
CN214956886U (en) LED packaging structure containing Zener diode coated with high-reflectivity white glue
CN109244214A (en) A kind of flip LED and packaging method
CN110491865A (en) Light emitting diode construction

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22925729

Country of ref document: EP

Kind code of ref document: A1