WO2023107988A1 - Technologie de routeur à autocorrection - Google Patents

Technologie de routeur à autocorrection Download PDF

Info

Publication number
WO2023107988A1
WO2023107988A1 PCT/US2022/081069 US2022081069W WO2023107988A1 WO 2023107988 A1 WO2023107988 A1 WO 2023107988A1 US 2022081069 W US2022081069 W US 2022081069W WO 2023107988 A1 WO2023107988 A1 WO 2023107988A1
Authority
WO
WIPO (PCT)
Prior art keywords
router
panel
solder
pcbs
machine
Prior art date
Application number
PCT/US2022/081069
Other languages
English (en)
Inventor
Michael TORREGROSSA
Harpuneet Singh
Anwar A. Mohammed
Charles Santhakumar
Miguel PELAYO
Original Assignee
Jabil Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jabil Inc. filed Critical Jabil Inc.
Publication of WO2023107988A1 publication Critical patent/WO2023107988A1/fr

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/956Inspecting patterns on the surface of objects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/956Inspecting patterns on the surface of objects
    • G01N2021/95638Inspecting patterns on the surface of objects for PCB's
    • G01N2021/95646Soldering
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2223/00Investigating materials by wave or particle radiation
    • G01N2223/60Specific applications or type of materials
    • G01N2223/611Specific applications or type of materials patterned objects; electronic devices
    • G01N2223/6113Specific applications or type of materials patterned objects; electronic devices printed circuit board [PCB]
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2223/00Investigating materials by wave or particle radiation
    • G01N2223/60Specific applications or type of materials
    • G01N2223/645Specific applications or type of materials quality control
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2223/00Investigating materials by wave or particle radiation
    • G01N2223/60Specific applications or type of materials
    • G01N2223/646Specific applications or type of materials flaws, defects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N23/00Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00
    • G01N23/02Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by transmitting the radiation through the material
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N23/00Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00
    • G01N23/02Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by transmitting the radiation through the material
    • G01N23/06Investigating or analysing materials by the use of wave or particle radiation, e.g. X-rays or neutrons, not covered by groups G01N3/00 – G01N17/00, G01N21/00 or G01N22/00 by transmitting the radiation through the material and measuring the absorption
    • G01N23/18Investigating the presence of flaws defects or foreign matter
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N25/00Investigating or analyzing materials by the use of thermal means
    • G01N25/72Investigating presence of flaws

Definitions

  • This disclosure relates generally to a surface mount technology (SMT) manufacturing system for fabricating printed circuit board assemblies (PCBAs) and, more particularly, to an SMT manufacturing system for fabricating PCBAs that includes a self-correcting router having a camera for generating images to self-correct router cuts and reduce debris.
  • SMT surface mount technology
  • SMT refers to a technique for fabricating electronic circuits where the components of the circuit are electrically mounted or placed directly on the surface of a PCB to produce a PCBA.
  • the PCB is generally a flat dielectric board having a surface on which is formed tin-lead, silver or gold plated copper pads that do not have holes, known as solder pads, in a predetermined configuration.
  • a solder paste which is a sticky mixture of solder flux and solder particles or flakes, is deposited on the solder pads by using a stainless steel or nickel stencil and a screen printing process, but can also be applied by a jet-printing mechanism, such as an inkjet printer, where it is critical that the solder paste be accurately oriented to the solder pad to prevent short circuits and the like.
  • the PCB is then placed on a conveyor belt to be sent to a pick-and-place machine.
  • the components to be mounted on the PCB are usually delivered to the pick-and-place machine on either a paper/plastic tape wound on a reel or a plastic tube, where large integrated circuits can be delivered to the pick- and-place machine on static-free trays.
  • the pick-and-place machine removes the components from the tape, tube or tray and properly places them on the solder pads on the PCB in a predetermined manner, where the components are held in place by the tackiness of the solder paste.
  • the PCB is then sent to a reflow soldering oven that includes a pre-heat zone, where the temperature of the PCB is gradually and uniformly raised.
  • the PCB then enters a high temperature zone where the temperature is high enough to melt the solder particles in the solder paste, such as 260°C, which bonds the component leads to the solder pads on the PCB.
  • the surface tension of the molten solder helps keep the components in place, and if the solder pad geometries are correctly designed, the surface tension automatically aligns the components on their pads.
  • Known reflow soldering ovens employ thermocouples to measure heat, which are limited in their ability to provide heat measurements across a wide area.
  • solder paste inspection SPI
  • SPI solder paste inspection
  • Such SPI systems typically include an arrangement of cameras and other sensing devices to obtain a visual image of the solder paste on the PCB to provide the inspection.
  • known SPI systems used in SMT processes are limited in their capabilities.
  • known SPI systems are generally not able to identify the pitch of the components, i.e., the spacing between the components, where a higher pitch of the components may require a slower inspection speed.
  • Another drawback with the known SPI systems is that they do not provide key printing variables such as temperature and humidity, which can change during the SMT process and can be used to determine the viscosity of the solder paste, where the viscosity identifies the rheology of the solder paste, which determines how well the solder paste will go through the stencil and stay on the solder pad.
  • the known SPI systems are typically not able to identify the type of solder flux in the solder paste to verify whether the correct solder flux is being used, or identify the type of solder or the size of the solder flakes being used.
  • solder flux is color coded to identify it, but the known SPI systems cannot identify that color. All of the viscosity of the solder paste, the type of solder flux, the type of solder and the size of the solder flakes can be used to determine if the proper stencil or screen is being used.
  • Automated optical inspection is an automated noncontact visual inspection process of circuit devices, such as PCBAs fabricated by SMT processes, where a camera autonomously scans the PCBA to monitor for catastrophic failure, such as missing parts, and quality defects, such as solder flow issues.
  • known AOI processes for SMT are also limited in their capabilities. For example, known AOI processes do not determine the presence or measure the volume of inter-metallic compounds (IMCs), i.e. , undesirable materials that are generated by the type of solder and the solder flow process, which could affect the electrical connection of the component leads to the solder pads and cause a reliability issues.
  • IMCs inter-metallic compounds
  • known AOI systems do not determine whether voids exist between the flowed solder and the solder pads, which also could affect thermal and electrical bond integrity. Specifically, if the voids between the flowed solder and the solder pads are numerous enough or large enough, power dissipation, i.e., heat removal, may be effected, especially for high pitch components. Also, known AOI systems do not determine whether the flowed solder is planar relative to the solder pads, i.e., the slope of the soldered bond line thickness (BLT), which limits its ability to be wire-bonded.
  • BLT soldered bond line thickness
  • SMT manufacturing defects have a significant impact on product quality and manufacturing costs due to the waste associated with scrap, rework, downtime and other non-value add activities.
  • This disclosure discloses and describes a router for separating PCBs from a panel in an SMT manufacturing system.
  • the router includes a router bit and at least one camera that generates images of the panel.
  • the router monitors and corrects a cutting process of the router to ensure that the router is following a predetermined cut path and is not generating excess debris. If the router deviates the camera will initiate requisite actions to self correct.
  • Figure 1 is a simplified block diagram of an SMT manufacturing system for fabricating PCBAs
  • Figure 2 is an illustration of a self-correcting reflow soldering oven separated from the system shown in figure 1 ;
  • Figure 3 is a flow chart diagram showing a process for creating pass/fail criteria of PCBs be subjected to the reflow soldering oven;
  • Figure 4 is a flow chart diagram showing a process for closed loop logic flow of the reflow soldering oven
  • Figure 5 is an illustration of a self-correcting wave soldering machine separated from the system shown in figure 1 ;
  • Figure 6 is an illustration of a router separated from the system shown in figure 1 ;
  • Figure 7 is a flow chart diagram showing a process for identifying fail criteria of PCBs subjected to the router
  • Figure 8 is a flow chart diagram showing a process for identifying pass criteria of PCBs subjected to the router
  • Figure 9 is a top view of a test panel having drill hole identifications
  • Figure 10 is a flow chart diagram showing a process for using the test panel; and [0020] Figure 11 is an illustration of a rework machine separated from the system shown in figure 1 .
  • FIG 1 is a simplified block diagram of an SMT manufacturing system 10 for fabricating PCBAs that includes a system controller 12.
  • the system 10 is intended to represent any suitable circuit fabrication system consistent with the discussion herein.
  • the controller 12 can employ a Markov decision process (MDP) model that operates as a lossless abstraction algorithm that compares the behavior abstraction of an SMT process model with finite event log behavior.
  • MDP Markov decision process
  • the controller 12 provides learned phenomenon for comparing finite event log behavior with infinite SMT process model behavior to determine (predict) potential yield loss outcome.
  • the controller 12 can include a component rejection prediction model that uses a multi-regression analysis ensemble model solution.
  • An artificial intelligence/machine learning (AI/ML) model operating in the controller 12 accepts basic material and process data from a screen printer, provides critical measurement data from numerous inspection systems, correlates and characterizes optimal process tolerance window, provides prognostic and predictive conditions for PCB quality issues, and provides closed loop optimization commands back to process steps to maintain an in-control processes.
  • AI/ML artificial intelligence/machine learning
  • Raw material data and environmental conditions are provided to the controller 12 for a panel 14 including an array of PCBs 16 having conductive solder pads 18 on a top surface thereof being processed.
  • the panel 14 is provided to a screen printer 20 and is subjected to a printing process for depositing a solder paste, i.e., a mixture of solder flux and solder particles or flakes, on the solder pads 18 using, for example, a stainless steel or nickel stencil or screen by known processes.
  • the screen printer 20 provides process data and variables, such as solder paste type, cleaning cycle stroke, screen printer parameters, etc., to the controller 12 and the controller 12 provides feedback, such as pressure adjustments, squeegee changes, stencil cleaning, etc. determined from upstream processes and inspections for screen printing self-correction to the screen printer 20.
  • the panel 14 is then sent to an SPI sub-system 22 to inspect the solder paste deposited on the PCBs 16 and identify any defects or other issues that would reduce PCB reliability.
  • the SPI sub-system 24 includes an array of cameras (not shown) that obtain visual images of the solder joints on the PCBs 16, and other sensing devices, such as a temperature sensor and a humidity sensor. Images from the cameras and measurement data, such as solder paste offset measurements, are provided to the controller 12 that processes the signals to provide inspection information. This information can include identifying the pitch or resolution of the components that may require slower inspection speeds, and using temperature and humidity measurements to determine the viscosity of the solder paste to obtain its rheology.
  • the cameras have a resolution and image quality that allows the cameras to provide images that allow the controller 12 to identify the solder flux in the solder paste by its color, identify the type of solder in the solder paste by its color, and identify the size of the solder flakes in the solder paste. All of this information can be used to determine if the proper solder is being used and the proper screen is being used for the PCBs 16 currently being fabricated.
  • the controller 12 can provide feedback from upstream processes and inspections to the SPI sub-system 22. The feedback may require that the inspection process be slowed down, and thus the SPI sub-system 22 can alter its inspection speed on the fly as needed.
  • the SPI sub-system 22 will enable SMT manufacturers to produce PCBAs with enhanced reliability and yields and also minimize any errors caused by using the wrong solder or flux, prevent any printing errors caused by viscosity, temperature or humidity and better detect any printing errors on fine pitch components.
  • the panel 14 passes the SPI process and is not scrapped, the panel 14 is delivered to a pick-and-place machine 24 for placing circuit components on the solder pastes.
  • the components are delivered on a tape and are picked off of the tape by the machine 24 and placed on the proper solder paste in a predetermined manner, where the components are held in place by the tackiness of the solder paste.
  • the machine 24 provides process data and variables, such as GRN, package, machine, etc., to the controller 12 and the controller 12 can provide feedback from upstream processes and inspections, such as change nozzle or feeder, adjust part definition, change placement position, optimize placement offset for better placement, perform maintenance, etc., to the machine 24 for self-correction purposes.
  • the controller 12 determines that the location of all of the solder pastes are off-set by a certain distance, the machine 24 can receive this information and adjust the location that it drops the components accordingly.
  • the panel 14 now with the components on the PCBs 16 is then sent to an AOI sub-system 26 including one or more sophisticated cameras or other vision devices. Images from the cameras and other information, such as full component condition, component off-set measurements, etc., are sent to the controller 12.
  • the resolution and quality of the cameras is such that the images can identify or detect the presence and volume of inter-metallic compounds in the flowed solder between the component and the solder pads, which can provide an indication of the quality of the solder bond.
  • the controller 12 can detect the presence and size of voids between the flowed solder and the solder pads from the images to determine the thermal capability, i.e. , heat removal, of the PCBs 16.
  • controller 12 can detect the slope of the soldered bond line thickness (BLT) from the images, which allows for better wire bonding.
  • BLT soldered bond line thickness
  • controller 12 can provide feedback, such as adjust pre-flow program parameter settings to detect specific condition alerted at post-AOl, from upstream processes and inspections to the AO I sub-system 26 for self-correction purposes.
  • the panel 14 is then sent to a self-correcting reflow soldering oven 28, where the temperature in the oven 28 is high enough to melt the solder particles in the solder paste, which bonds the component leads both electrically and mechanically to the pads 18 on the PCBs 16.
  • the surface tension of the molten solder helps keep the components in place, and if the solder pad geometries are correctly designed, surface tension automatically aligns the components on their solder pads.
  • the oven 28 provides process data and variables to the controller 12 and the controller 12 can provide feedback from upstream processes and inspections to the oven 28 for self-correction purposes.
  • FIG. 2 is an illustration of the reflow soldering oven 28 separated from the STM system 10 showing the panel 14 moving along a conveyor 32 through heated zones 34.
  • the oven 28 includes a number of IR or thermal imaging cameras 36 strategically positioned within the oven 28 that provide digital thermal imaging capabilities across a wide area and monitor and correct temperature deviations in real time to accurately transfer heat and increase capabilities to ensure all of the PCBs 16 achieve the desired temperature profile.
  • the cameras 36 generate a thermal heat map across the panel 14 that identifies temperature variations and gradients.
  • the thermal imaging provides self-correcting oven profiles, conveyor speeds, heated zones and fan speeds.
  • the heat zones can be changed and/or conveyor speeds can be automatically adjusted to correct the temperature deviation. This eliminates defects and latent failures, and allows predictive and self-correcting processing in a closed loop system.
  • FIG. 3 is a flow chart diagram 40 showing a process for creating pass/fail criteria of the panel 14 as it is subjected to the reflow operation in the oven 28.
  • the panel 14 is loaded into the reflow oven 28 and at box 44, the panel 14 passes through the heated zones 34 in the oven 28.
  • a heat map is generated at the field-of-view (FOV) of the thermal imaging cameras 36.
  • the heat map is compared to a thermal gradient with a real time profiling process window index and a best fit profile is created.
  • the profile and oven settings are optimized.
  • FIG. 4 is a flow chart diagram 60 showing a process for closed loop logic flow for the self-correcting oven 28.
  • the panel 14 passes through the heated zones 34 in the oven 28.
  • the thermal cameras 36 detect out of control hot spot conditions, sends information to a controller 12 and stops the panel 14 from entering the oven 28.
  • the controller 12 uses an optimization algorithm to determine the parameters to be optimized.
  • the optimized parameters are automatically corrected and the oven 28 is stabilized.
  • the PCB heat profile is put back into control.
  • the panel 14 is then sent to another AOI sub-system 72 including one or more sophisticated cameras or other vision devices that operates in the same manner as the sub-system 26, and provides data, such as post reflow SMT quality condition, to and receives feedback, such as trigger postreflow AOI inspection based on predicted post-reflow defects, from the AI/ML model in the controller 12 for self-correction purposes.
  • another AOI sub-system 72 including one or more sophisticated cameras or other vision devices that operates in the same manner as the sub-system 26, and provides data, such as post reflow SMT quality condition, to and receives feedback, such as trigger postreflow AOI inspection based on predicted post-reflow defects, from the AI/ML model in the controller 12 for self-correction purposes.
  • the panel 14 is then sent to an auto-insertion machine 74 that inserts additional components on the PCBs 16 that are not able to be placed by the pick-and-place machine 24, where the machine 74 provides data to and receives feedback from the controller 12 for self-correction purposes.
  • the panel 14 is then sent to a wave soldering machine 76 that provides a bulk soldering process that is mainly used in soldering of through hole components, where the machine 76 provides data to and receives feedback from the controller 12 for self-correction purposes.
  • Figure 5 is an illustration of the wave soldering machine 76 separated from the STM system 10 showing the panel 14 being subjected to the soldering process.
  • the machine 76 includes IR or thermal imaging cameras 78 that provides thermal images to the controller 12 to provide thermal imaging processing to monitor, characterize and predict processing temperatures for self-correcting the wave soldering machine 76.
  • the controller 12 generates a heat map of the panel 14 using the thermal images and compares the heat map to a thermal gradient to provide real time self-correction heating.
  • the controller 12 further provides profiling capabilities by digitally connecting the heat map to heating and other mechanically controlled systems, such as flux dispensing, conveyor speed and parallelism of the wave soldering machine 76.
  • the panel 14 is then sent to an in-line X-ray inspection machine 84 that performs an X-ray inspection process to provide a high speed, solder coverage test for hidden joints, where the machine 84 provides data to and receives feedback from the controller 12 for self-correction purposes.
  • Ball grid array (BGA), quad flat no-lead package (QFN) and plated through hole (PTH) barrel fill items are generally inspected during the X-ray inspection process based on the Institute Printed Circuits (IPC) acceptance criteria.
  • IPC Institute Printed Circuits
  • FIG. 6 is an illustration of the router 90 separated from the STM system 10 showing the panel 14 positioned relative to a router bit 92.
  • a multi- spectral lighting system 94 is also positioned relative to the panel 14 and the bit 92, and a camera 96 is axially aligned with the bit 92.
  • the camera 96 generates images of the panel 14 as it is being cut to monitor and self-correct the router’s deficiencies to accurately self-correct in real time and increase the capabilities to ensure the panel 14 achieves the desired de-panelization results without debris or defects, which allows predictive and self-correcting processing in a closed loop system.
  • Another camera 98 is positioned at an output of the router 90.
  • self-correcting of router cuts and the reduction of debris can be achieved by optimizing spindle speed, conveyor speed, panel positioning, spindle height, bit offset, broken bit, worn out bit, gantry positioning (X, Y, Z), panel support height, vacuum pressure and vacuum speed real time. For example, if the camera 96 detects that the router bit 92 is deviating from its desired cut line, corrections to the router bit 92 can be made in real time to put it back on line.
  • FIG. 7 is a flow chart diagram 100 showing a process for identifying fail criteria in the router 90 using images from the camera 96 in the controller 12.
  • the controller 12 inspects for debris during the route pattern of the panel 14 through the router 90, and at box 104, if debris does exist, the controller 12 adjusts the route pattern of the panel 14 until debris is no longer present.
  • the controller 12 inspects the route pattern of the panel 14, and if the route pattern of the panel 14 is incorrect, the route pattern of the panel 14 is corrected by the controller 12 at box 108.
  • the profile and settings of the router 90 are optimized by the controller 12 for the next panel 14 at box 110.
  • Figure 8 is a flow chart diagram 120 showing a process for identifying pass criteria in the router 90 using images from the camera 96 in the controller 12.
  • the controller 12 inspects the route pattern of the panel 14, and at box 124, if the route pattern of the panel 14 is correct, the controller 12 continues to monitor for defects.
  • the camera 96 inspects for debris.
  • the controller 12 continues to monitor for defects.
  • the product profile feedback is provided at box 130.
  • FIG. 9 is a top view of a panel 132 having a matrix of CAD based drill locations 134, here forty points, that identify where the panel 132 should be drilled by the router 90 if it is accurately configured. Therefore, by drilling a test panel with the router 90 and optically comparing it to the panel 132 the X-Y offset of the router 90 can be determined. Multiple test panels can be provided and selected from for a particular router.
  • Figure 10 is a flow chart diagram 140 showing a process for using the test panel 132.
  • test panel 132 four verified test panels are selected.
  • a test program is created in the router 90 based on CAD data.
  • the test panels are routed at 0°, 90°, 180° and 270°, and at box 148, the test panels are inspected at 0°, 90°, 180° and 270°.
  • the results are optically analyzed.
  • the individual PCBs 16 are then sent to an in-circuit testing machine 160 that provides electrical testing on the PCB 16, where the machine 160 provides data to and receives feedback from the controller 12 for selfcorrection purposes.
  • the panel 14 may be sent to a rework machine 162 to make corrections.
  • the machine 162 can provide localized heating of the panel 14 to correct solder flows or global heating for the entire panel 14.
  • Figure 11 is an illustration of the rework machine 162 separated from the STM system 10 showing the panel 14 being subjected to the rework process.
  • the machine 162 includes an IR or thermal imaging camera 164 that provides heat map images of the panel 14. The same process shown in figure 3 for the self-correcting oven 28 can be employed for the rework machine 162.

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Biochemistry (AREA)
  • General Health & Medical Sciences (AREA)
  • General Physics & Mathematics (AREA)
  • Immunology (AREA)
  • Pathology (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)

Abstract

L'invention concerne également un routeur pour séparer des RGB d'un panneau dans un système de fabrication SMT. Le routeur comprend un bit de routeur et au moins une caméra qui génère des images du panneau. Le routeur surveille et corrige un processus de coupe du routeur pour s'assurer que le routeur suit un trajet de coupe prédéterminé et ne génère pas de débris excessifs. Si le routeur dévie, la caméra initiera des actions nécessaires à l'auto-correction.
PCT/US2022/081069 2021-12-07 2022-12-07 Technologie de routeur à autocorrection WO2023107988A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163265059P 2021-12-07 2021-12-07
US63/265,059 2021-12-07

Publications (1)

Publication Number Publication Date
WO2023107988A1 true WO2023107988A1 (fr) 2023-06-15

Family

ID=86731371

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2022/081069 WO2023107988A1 (fr) 2021-12-07 2022-12-07 Technologie de routeur à autocorrection

Country Status (1)

Country Link
WO (1) WO2023107988A1 (fr)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4340326A (en) * 1980-02-25 1982-07-20 Cooper Industries, Inc. Broken bit detector
US4809308A (en) * 1986-02-20 1989-02-28 Irt Corporation Method and apparatus for performing automated circuit board solder quality inspections
US7131800B2 (en) * 2001-01-16 2006-11-07 Tyco Electronics Corporation Circuit board router apparatus and method thereof
US20100074515A1 (en) * 2008-02-05 2010-03-25 Kla-Tencor Corporation Defect Detection and Response
US20160057855A1 (en) * 2013-04-15 2016-02-25 Heptagon Micro Optics Pte. Ltd. Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering
US20160284612A1 (en) * 2015-03-25 2016-09-29 Towa Corporation Cutting device and cutting method
US20180095109A1 (en) * 2016-10-04 2018-04-05 Teradyne, Inc. Test fixture
US20210315107A1 (en) * 2020-04-03 2021-10-07 Dell Products L.P. Printed Circuit Board Assembly Process Using Multiple Solders And Assembled Boards Made Using The Same
WO2022241427A1 (fr) * 2021-05-11 2022-11-17 Jabil Inc. Système de fabrication smt par ia améliorée, à correction automatique et en boucle fermée

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4340326A (en) * 1980-02-25 1982-07-20 Cooper Industries, Inc. Broken bit detector
US4809308A (en) * 1986-02-20 1989-02-28 Irt Corporation Method and apparatus for performing automated circuit board solder quality inspections
US7131800B2 (en) * 2001-01-16 2006-11-07 Tyco Electronics Corporation Circuit board router apparatus and method thereof
US20100074515A1 (en) * 2008-02-05 2010-03-25 Kla-Tencor Corporation Defect Detection and Response
US20160057855A1 (en) * 2013-04-15 2016-02-25 Heptagon Micro Optics Pte. Ltd. Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering
US20160284612A1 (en) * 2015-03-25 2016-09-29 Towa Corporation Cutting device and cutting method
US20180095109A1 (en) * 2016-10-04 2018-04-05 Teradyne, Inc. Test fixture
US20210315107A1 (en) * 2020-04-03 2021-10-07 Dell Products L.P. Printed Circuit Board Assembly Process Using Multiple Solders And Assembled Boards Made Using The Same
WO2022241427A1 (fr) * 2021-05-11 2022-11-17 Jabil Inc. Système de fabrication smt par ia améliorée, à correction automatique et en boucle fermée

Similar Documents

Publication Publication Date Title
US6757966B2 (en) Component mounting system and mounting method
US5564183A (en) Producing system of printed circuit board and method therefor
EP4337945A1 (fr) Système de fabrication smt par ia améliorée, à correction automatique et en boucle fermée
US7822566B2 (en) Method, device and program for setting a reference value for substrate inspection
CN107734955B (zh) 表面安装线的检查装置、品质管理系统以及记录介质
JP3344739B2 (ja) 実装基板生産システムおよび実装基板生産方法
JP6144841B2 (ja) 基板検査方法及びそれを用いた基板検査システム
US8574932B2 (en) PCB-mounted integrated circuits
US7870991B2 (en) Electronic component mounting system and electronic component mounting method
JP4617998B2 (ja) 不良要因分析システム
US8328074B2 (en) Component-mounted board production apparatus and position control method for electronic components in component-mounted board production apparatus
US5560533A (en) Mounted circuit board producing system
JP5959444B2 (ja) 印刷検査装置による不良原因の推定(分類)方法
US11259451B2 (en) Production management device
JP2014135425A (ja) プリント基板の品質管理システム
KR100538912B1 (ko) 피크-앤-플레이스 로봇으로 기판 상에 배치된 소자의 위치를 검출하는 방법
CN114485450A (zh) 一种pcb板翘曲检测装置、方法和系统
WO2023107988A1 (fr) Technologie de routeur à autocorrection
WO2023107992A1 (fr) Technologie de four à autocorrection
WO2023107986A1 (fr) Machine de brasage à la vague auto-correctrice
WO2023107993A1 (fr) Véhicule de test de détoureuse à ensemble carte de circuit imprimé
JP7126122B2 (ja) 実装システム、および生産管理装置
US20220151120A1 (en) Correction amount calculating device and correction amount calculating method
US6881595B2 (en) Method of and apparatus for testing the quality of printed circuits
CN112004629A (zh) 钎焊监视装置、钎焊监视方法以及钎焊装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22905323

Country of ref document: EP

Kind code of ref document: A1