US20160057855A1 - Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering - Google Patents

Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering Download PDF

Info

Publication number
US20160057855A1
US20160057855A1 US14/784,754 US201414784754A US2016057855A1 US 20160057855 A1 US20160057855 A1 US 20160057855A1 US 201414784754 A US201414784754 A US 201414784754A US 2016057855 A1 US2016057855 A1 US 2016057855A1
Authority
US
United States
Prior art keywords
channels
component
conductive layer
solder
image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/784,754
Inventor
Peter Riel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams Sensors Singapore Pte Ltd
Original Assignee
Heptagon Micro Optics Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Heptagon Micro Optics Pte Ltd filed Critical Heptagon Micro Optics Pte Ltd
Priority to US14/784,754 priority Critical patent/US20160057855A1/en
Assigned to HEPTAGON MICRO OPTICS PTE. LTD. reassignment HEPTAGON MICRO OPTICS PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RIEL, PETER
Publication of US20160057855A1 publication Critical patent/US20160057855A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0272Adaptations for fluid transport, e.g. channels, holes
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016Brazing of electronic components
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/008Soldering within a furnace
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/02Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape
    • B23K35/0222Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape for use in soldering, brazing
    • B23K35/0244Powders, particles or spheres; Preforms made therefrom
    • B23K35/025Pastes, creams, slurries
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0269Marks, test patterns or identification means for visual or optical inspection
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3494Heating methods for reflowing of solder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09663Divided layout, i.e. conductors divided in two or more parts
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09745Recess in conductor, e.g. in pad or in metallic substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09909Special local insulating pattern, e.g. as dam around component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09918Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10121Optical component, e.g. opto-electronic component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/0445Removing excess solder on pads; removing solder bridges, e.g. for repairing or reworking
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/048Self-alignment during soldering; Terminals, pads or shape of solder adapted therefor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0562Details of resist
    • H05K2203/0571Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/166Alignment or registration; Control of registration
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • This disclosure relates to accurate positioning and alignment of a component during processes such as reflow soldering.
  • SMT Surface mount technology
  • PCB printed circuit board
  • solder paste is applied to the PCB using a screen printer, and stencils designed with holes over individual pads control the solder application to the board.
  • Electronic components are positioned on the PCB using placement equipment (e.g., pick-and-place machines), and component leads are placed in direct contact with the solder-pasted pads.
  • solder paste i.e., a mixture of pre-alloyed solder powder and a flux-vehicle
  • the solder paste is heated until it is melted (i.e., reflowed), and then it is cooled until the solder hardens and creates a permanent interconnection between the component leads and the PCB.
  • This reflow process can be performed in a solder reflow oven. After reflow, the assembled circuit board can be cleaned, tested or assembled into a final product.
  • High-volume SMT lines use automated equipment to perform the SMT process steps. Such lines can produce a completed circuit board very quickly, with placement machines that can position up to tens of thousands of components per hour on the PCB.
  • Various techniques are disclosed that can be used individually or in combination to improve positioning and/or alignment of components on a PCB and/or to reduce the amount of shift that occurs during reflow soldering or other processes.
  • the techniques can include providing one or more channels in the surface of a conductive layer (e.g., a copper pad) of a PCB substrate in an area on which the component is to be placed.
  • the channels can help reduce or prevent shifting of the component during reflow soldering through surface tension/capillary forces of the solder paste material in the channels.
  • Such channels also can be used, for example, by an image processing system to facilitate accurate positioning and/or alignment of the component.
  • the image processing system can use the location of the channels alone, or in combination with other features such as a solder mask or other alignment marks, to position and/or align the component with high accuracy.
  • an apparatus in one aspect, includes a substrate that includes an insulating base layer and a conductive layer that has one or more channels in its surface.
  • An electronic or optoelectronic component is bonded to the conductive layer by a solder material, such that the component is disposed at least partially over the one or more channels in the surface of the conductive layer.
  • each of the one or more channels is a narrow groove in the surface of the conductive layer.
  • each of the one or more channels extends substantially entirely through the thickness of the conductive layer.
  • a method of bonding an electronic of optoelectronic component to a printed circuit board substrate includes depositing solder paste on a surface of a conductive layer of the printed circuit board substrate.
  • the conductive layer includes one or more channels in its surface, and some of the solder paste is in the channels and some of the solder paste is on the surface of the conductive layer.
  • the method includes placing the component on the conductive layer in contact with the solder paste such that the component is disposed at least partially over the one or more channels in the surface of the conductive layer.
  • a reflow soldering process is performed to bond the component to the conductive layer.
  • the techniques described in this disclosure can help improve the positioning and/or alignment of components on a PCB substrate, particularly for manufacturing methods that involve bonding the component to the substrate using reflow soldering.
  • FIG. 1 is a cross-section of a component being placed on a first example of a PCB substrate.
  • FIG. 2 is a top view showing the component on the PCB substrate.
  • FIG. 3 is a top view of the PCB substrate.
  • FIG. 4 is block diagram of a system for positioning and aligning the component on the substrate.
  • FIG. 5 is a flow chart showing an example of a method.
  • FIG. 6 is a cross-section of a component being placed on a second example of a PCB substrate.
  • FIG. 7 is a top view showing the component on the PCB substrate of FIG. 6 .
  • FIG. 8 is a top view of the PCB substrate of FIG. 6 .
  • FIG. 9 is a top view showing a component on a third example of a PCB substrate.
  • FIG. 10 is a top view showing a component on a fourth example of a PCB substrate.
  • a component 20 (e.g., an optoelectronic module or an integrated circuit) is mounted on a printed circuit board (PCB) substrate 22 .
  • Substrate 22 can include an insulating base layer 24 composed, for example, of a ceramic or fiberglass material, and a conductive layer 26 over the base layer.
  • Conductive layer 26 can be formed, for example, as a copper or other metal pad that covers part, or all, of base layer 24 .
  • Component 20 can be bonded to the surface of conductive layer 26 by solder paste using a reflow soldering process.
  • the reflow solder can include a solder material (e.g., lead, tin, gold or other metal alloy) and flux.
  • the flux serves as a flowing or purifying agent and can be, for example, a resin-based, organic or inorganic material. The flux allows the solder to flow easily between the component and the PCB substrate to which the component is to be bonded.
  • channels 28 are provided in the upper surface of conductive layer 26 (i.e., the surface on which component 20 is mounted).
  • Channels 28 which can have the shape of narrow grooves, can be formed, for example, by photolithography followed by etching of conductive layer 26 .
  • the depth (‘d’) of channels 28 depends on the implementation. In the illustrated example of FIG. 1 , channels 28 are etched all the way through conductive layer 26 , which in this example has a thickness of about sixty microns ( ⁇ m). In other implementations, channels 28 may extend only partially through the thickness of conductive layer 26 .
  • FIG. 3 shows a top view of conductive layer 26 after formation of channels 28 (and before placement of component 20 on conductive layer 26 ).
  • the illustrated example shows a pair of channels 28 in a crisscross arrangement, a different number of channels can be provided (e.g., as few as one, or even more than two).
  • the channels can be provided in an arrangement different from a crisscross pattern.
  • the channels need not be formed as straight, narrow grooves, but can, for example, have a serpentine or other shape.
  • channels 28 should be sufficiently deep so that during the reflow soldering process, the surface tension and capillary forces of the solder paste 30 in the channels significantly reduces or prevents shifting of component 20 placed on conductive layer 26 .
  • Channels 28 can serve one or more functions depending on the implementation.
  • channels 28 can be used to facilitate positioning and/or alignment of component 20 when it is placed on conductive layer 26 .
  • component 20 can be positioned on substrate 22 , for example, using placement equipment 40 such as a pick-and-place machine.
  • An image processing system 42 then can-use-an image of channels 28 and component 20 to determine whether the component is positioned and aligned properly on substrate 22 .
  • an image of component 20 and channels 28 can be compared to a previously-stored image or to previously-stored data.
  • Image processing system 42 can include, for example, an image capturing (e.g., camera) module, memory to store images, and software for image processing.
  • the software implements optical recognition of features in the captured image(s).
  • channels 28 can help reduce or prevent shifting of the component's position, for example, during the reflow soldering process. As noted above, the solder becomes liquid during the reflow process, and this situation may allow the component to move from the position on the substrate at which the component was placed. Channels 28 can help reduce or prevent movement of component 20 during reflow soldering through surface tension and capillary forces of the solder paste in the channels.
  • a printed circuit board substrate including, for example, a copper pad having one or more channels in its surface is provided (block 100 ).
  • solder paste which can include a mixture of solder and flux, is deposited on the surface of the copper pad in the vicinity of the channels, such that some of the solder paste flows into the channels and some of the solder paste remains on the surface of the copper pad (block 102 ).
  • the image processing system then obtains an image of the surface of the copper pad as well as the channels and compares the image to a previously stored image or data so that proper x-y positioning and alignment of the component can be performed (block 104 ).
  • Positioning and alignment information from the image processing system can be provided to the controller and to the pick-and-place machine.
  • the component e.g., an optoelectronic module or integrated circuit
  • the component then is placed, for example by the pick-and place machine, over the copper pad in contact with the solder paste based on the positioning and/alignment information (block 106 ).
  • the printed circuit board substrate together with the component on its surface is placed in an oven for solder reflow (block 108 ).
  • the solder reflow process permanently bonds the component to the printed circuit board substrate.
  • the assembled circuit board can be cleaned, tested or assembled into a final product (block 110 ).
  • An example of an application for the foregoing method is LED flashes for mobile devices such as mobile phones. The method can be used in other applications as well.
  • multiple components are positioned on the printed circuit board substrate 22 and form part of the assembled circuit board.
  • the foregoing process can be performed with respect to each of the components.
  • the process of FIG. 5 is partially or fully automated.
  • solder mask 50 can be provided on conductive layer 26 so as to surround a pre-determined position for placement of component 20 .
  • Solder mask 50 can be composed, for example, of a polymer material and can be formed with high precision by various techniques (e.g., screen printing (using UV or thermal curing) or photo-printing (e.g., liquid or dry film using a photo-imageable solder mask material)).
  • the dimensions of solder mask 50 can be slightly larger than the dimensions of component 20 such that the solder mask defines an area on the surface of substrate 22 within which the component is to be placed.
  • Solder mask 50 can protect against oxidation of the conductive layer 26 and can help prevent formation of solder bridges between closely spaced solder pads on the surface of substrate 22 .
  • solder mask 50 is used by image processing system 42 to determine proper positioning and alignment of component 20 . As described above with respect to channels 28 , image processing system 42 can compare an image of solder mask 50 to a previously-stored image or data so that proper x-y positioning and alignment of the component can be performed by the pick-and-place machine. Image processing system 42 can use an image of solder mask 50 for this purpose either alone or in combination with an image of channels 28 . After placement of component 20 on conductive layer 26 by the pick-and-place machine, the solder reflow process can be performed for the printed circuit substrate together with the component(s) on its surface.
  • additional alignment marks can be provided on the surface of conductive layer 26 .
  • a first example of such alignment marks 52 is illustrated in FIG. 9 ; a second example of alignment marks 54 is illustrated in FIG. 10 .
  • the alignment marks may have other shapes as well, and there may be a different number of alignment marks provided on the surface of conductive layer 26 . Furthermore, the position of the alignment marks may differ from the locations illustrated in FIGS. 9 and 10 .
  • Alignment marks 52 , 54 can be formed, for example, by a photolithographic process.
  • the alignment marks can be used, for example, by image processing system 42 either alone or in combination with channels 28 and/or solder mask 50 to determine proper positioning and alignment of component 20 .
  • image processing system 42 can compare an image of alignment marks 52 (or 54 ) to a previously-stored image or data so that proper x-y positioning and alignment of the component can be performed by the pick-and-place machine.
  • Image processing system 42 can use an image of alignment marks 52 (or 54 ) for this purpose either alone or in combination with an image of channels 28 and/or an image of solder mask 50 .
  • the solder reflow process then can be performed for the printed circuit substrate together with the component(s) on its surface.
  • the techniques described above can help improve the positioning and/or alignment of components on a PCB substrate, particularly for manufacturing methods that involve bonding the component to the substrate using reflow soldering.
  • the relative position error caused by shifting of the component during reflow soldering can be maintained at less than 20 ⁇ m and, in some cases, at significantly less than 20 ⁇ m (e.g., ⁇ 5 ⁇ m misalignment relative to a neighboring component where the center-to-center distance between neighboring components is on the order of a few millimeters (e.g., 2-4 mm)).

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

One or more channels are provided in the surface of a conductive layer of a PCB substrate in an area on which a component is to be placed. The channels can help reduce or prevent shifting of the component during reflow soldering through surface tension/capillary forces of the solder paste material in the channels. Such channels also can be used, for example, by an image processing system to facilitate accurate positioning and/or alignment of the component. The image processing system can use the location of the channels alone, or in combination with other features such as a solder mask or other alignment marks, to position and/or align the component with high accuracy.

Description

  • This disclosure relates to accurate positioning and alignment of a component during processes such as reflow soldering.
  • Surface mount technology (SMT) is an electronics assembly process in which electrical component leads are joined to a printed circuit board (PCB) by way of individual pad connections located on the board surface. In a typical SMT process, solder paste is applied to the PCB using a screen printer, and stencils designed with holes over individual pads control the solder application to the board. Electronic components are positioned on the PCB using placement equipment (e.g., pick-and-place machines), and component leads are placed in direct contact with the solder-pasted pads. The solder paste (i.e., a mixture of pre-alloyed solder powder and a flux-vehicle) is heated until it is melted (i.e., reflowed), and then it is cooled until the solder hardens and creates a permanent interconnection between the component leads and the PCB. This reflow process can be performed in a solder reflow oven. After reflow, the assembled circuit board can be cleaned, tested or assembled into a final product.
  • High-volume SMT lines use automated equipment to perform the SMT process steps. Such lines can produce a completed circuit board very quickly, with placement machines that can position up to tens of thousands of components per hour on the PCB.
  • High accuracy in placing and bonding the components on the PCB often is required and can be particularly important where the dimensions of the components are very small and where the components are placed near one another. However, position and alignment errors can occur as a result of errors in placement by the pick and place machines and/or shifting of the component during the reflow process. For example, because the solder becomes liquid during the reflow process, the components can move from the positions at which they were placed. If a component is shifted too far off its designated position, the device may not function properly (e.g., as a result of insufficient connection to the board) or the device may not be able to be manufactured further. Thus, techniques for reducing the occurrence of such errors are desirable.
  • SUMMARY
  • Various techniques are disclosed that can be used individually or in combination to improve positioning and/or alignment of components on a PCB and/or to reduce the amount of shift that occurs during reflow soldering or other processes.
  • As described in greater detail below, the techniques can include providing one or more channels in the surface of a conductive layer (e.g., a copper pad) of a PCB substrate in an area on which the component is to be placed. The channels can help reduce or prevent shifting of the component during reflow soldering through surface tension/capillary forces of the solder paste material in the channels. Such channels also can be used, for example, by an image processing system to facilitate accurate positioning and/or alignment of the component. The image processing system can use the location of the channels alone, or in combination with other features such as a solder mask or other alignment marks, to position and/or align the component with high accuracy.
  • For example, in one aspect, an apparatus includes a substrate that includes an insulating base layer and a conductive layer that has one or more channels in its surface. An electronic or optoelectronic component is bonded to the conductive layer by a solder material, such that the component is disposed at least partially over the one or more channels in the surface of the conductive layer.
  • Various implementations include one or more of the following features. For example, some of the solder can in the one or more channels and some of the solder can be on the surface of the conductive layer. In some cases, each of the one or more channels is a narrow groove in the surface of the conductive layer. In some implementations, each of the one or more channels extends substantially entirely through the thickness of the conductive layer.
  • According to another aspect, a method of bonding an electronic of optoelectronic component to a printed circuit board substrate includes depositing solder paste on a surface of a conductive layer of the printed circuit board substrate. The conductive layer includes one or more channels in its surface, and some of the solder paste is in the channels and some of the solder paste is on the surface of the conductive layer. The method includes placing the component on the conductive layer in contact with the solder paste such that the component is disposed at least partially over the one or more channels in the surface of the conductive layer. A reflow soldering process is performed to bond the component to the conductive layer.
  • In some implementations, the techniques described in this disclosure can help improve the positioning and/or alignment of components on a PCB substrate, particularly for manufacturing methods that involve bonding the component to the substrate using reflow soldering.
  • Other aspects, features and advantages will be readily apparent from the following detailed description, the accompanying drawing and the claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-section of a component being placed on a first example of a PCB substrate.
  • FIG. 2 is a top view showing the component on the PCB substrate.
  • FIG. 3 is a top view of the PCB substrate.
  • FIG. 4 is block diagram of a system for positioning and aligning the component on the substrate.
  • FIG. 5 is a flow chart showing an example of a method.
  • FIG. 6 is a cross-section of a component being placed on a second example of a PCB substrate.
  • FIG. 7 is a top view showing the component on the PCB substrate of FIG. 6.
  • FIG. 8 is a top view of the PCB substrate of FIG. 6.
  • FIG. 9 is a top view showing a component on a third example of a PCB substrate.
  • FIG. 10 is a top view showing a component on a fourth example of a PCB substrate.
  • DETAILED DESCRIPTION
  • As illustrated in FIGS. 1-3, a component 20 (e.g., an optoelectronic module or an integrated circuit) is mounted on a printed circuit board (PCB) substrate 22. Substrate 22 can include an insulating base layer 24 composed, for example, of a ceramic or fiberglass material, and a conductive layer 26 over the base layer. Conductive layer 26 can be formed, for example, as a copper or other metal pad that covers part, or all, of base layer 24. Component 20 can be bonded to the surface of conductive layer 26 by solder paste using a reflow soldering process.
  • The reflow solder can include a solder material (e.g., lead, tin, gold or other metal alloy) and flux. The flux serves as a flowing or purifying agent and can be, for example, a resin-based, organic or inorganic material. The flux allows the solder to flow easily between the component and the PCB substrate to which the component is to be bonded.
  • As shown in FIGS. 1-3, one or more channels 28 are provided in the upper surface of conductive layer 26 (i.e., the surface on which component 20 is mounted). Channels 28, which can have the shape of narrow grooves, can be formed, for example, by photolithography followed by etching of conductive layer 26. The depth (‘d’) of channels 28 depends on the implementation. In the illustrated example of FIG. 1, channels 28 are etched all the way through conductive layer 26, which in this example has a thickness of about sixty microns (μm). In other implementations, channels 28 may extend only partially through the thickness of conductive layer 26.
  • FIG. 3 shows a top view of conductive layer 26 after formation of channels 28 (and before placement of component 20 on conductive layer 26). Although the illustrated example shows a pair of channels 28 in a crisscross arrangement, a different number of channels can be provided (e.g., as few as one, or even more than two). Furthermore, the channels can be provided in an arrangement different from a crisscross pattern. Likewise, the channels need not be formed as straight, narrow grooves, but can, for example, have a serpentine or other shape. Preferably, channels 28 should be sufficiently deep so that during the reflow soldering process, the surface tension and capillary forces of the solder paste 30 in the channels significantly reduces or prevents shifting of component 20 placed on conductive layer 26.
  • Channels 28 can serve one or more functions depending on the implementation. First, channels 28 can be used to facilitate positioning and/or alignment of component 20 when it is placed on conductive layer 26. As indicated by FIG. 4, component 20 can be positioned on substrate 22, for example, using placement equipment 40 such as a pick-and-place machine. An image processing system 42 then can-use-an image of channels 28 and component 20 to determine whether the component is positioned and aligned properly on substrate 22. For example, an image of component 20 and channels 28 can be compared to a previously-stored image or to previously-stored data. The results of the comparison can be provided to a controller 44, which then can control placement equipment 40 to adjust the position and/or alignment of component 20 on substrate 22 before performing the reflow soldering process. Image processing system 42 can include, for example, an image capturing (e.g., camera) module, memory to store images, and software for image processing. In some implementations, the software implements optical recognition of features in the captured image(s).
  • In addition to using channels 28 to facilitate positioning and/or alignment of component 20, channels 28 can help reduce or prevent shifting of the component's position, for example, during the reflow soldering process. As noted above, the solder becomes liquid during the reflow process, and this situation may allow the component to move from the position on the substrate at which the component was placed. Channels 28 can help reduce or prevent movement of component 20 during reflow soldering through surface tension and capillary forces of the solder paste in the channels.
  • In an example process, as indicated by FIG. 5, a printed circuit board substrate including, for example, a copper pad having one or more channels in its surface is provided (block 100). Next, solder paste, which can include a mixture of solder and flux, is deposited on the surface of the copper pad in the vicinity of the channels, such that some of the solder paste flows into the channels and some of the solder paste remains on the surface of the copper pad (block 102). The image processing system then obtains an image of the surface of the copper pad as well as the channels and compares the image to a previously stored image or data so that proper x-y positioning and alignment of the component can be performed (block 104). Positioning and alignment information from the image processing system can be provided to the controller and to the pick-and-place machine. The component (e.g., an optoelectronic module or integrated circuit) then is placed, for example by the pick-and place machine, over the copper pad in contact with the solder paste based on the positioning and/alignment information (block 106). Next, the printed circuit board substrate together with the component on its surface is placed in an oven for solder reflow (block 108). The solder reflow process permanently bonds the component to the printed circuit board substrate. After reflow, the assembled circuit board can be cleaned, tested or assembled into a final product (block 110). An example of an application for the foregoing method is LED flashes for mobile devices such as mobile phones. The method can be used in other applications as well.
  • In some implementations, multiple components are positioned on the printed circuit board substrate 22 and form part of the assembled circuit board. The foregoing process can be performed with respect to each of the components. Furthermore, in some implementations, the process of FIG. 5 is partially or fully automated.
  • In some implementations, other features can be provided to facilitate assessing whether or not component 20 is positioned and/or aligned properly. For example, as shown in FIGS. 6-8, a solder mask 50 can be provided on conductive layer 26 so as to surround a pre-determined position for placement of component 20. Solder mask 50 can be composed, for example, of a polymer material and can be formed with high precision by various techniques (e.g., screen printing (using UV or thermal curing) or photo-printing (e.g., liquid or dry film using a photo-imageable solder mask material)). The dimensions of solder mask 50 can be slightly larger than the dimensions of component 20 such that the solder mask defines an area on the surface of substrate 22 within which the component is to be placed.
  • Solder mask 50 can protect against oxidation of the conductive layer 26 and can help prevent formation of solder bridges between closely spaced solder pads on the surface of substrate 22. In addition, in some implementations, solder mask 50 is used by image processing system 42 to determine proper positioning and alignment of component 20. As described above with respect to channels 28, image processing system 42 can compare an image of solder mask 50 to a previously-stored image or data so that proper x-y positioning and alignment of the component can be performed by the pick-and-place machine. Image processing system 42 can use an image of solder mask 50 for this purpose either alone or in combination with an image of channels 28. After placement of component 20 on conductive layer 26 by the pick-and-place machine, the solder reflow process can be performed for the printed circuit substrate together with the component(s) on its surface.
  • In some implementations, additional alignment marks can be provided on the surface of conductive layer 26. A first example of such alignment marks 52 is illustrated in FIG. 9; a second example of alignment marks 54 is illustrated in FIG. 10. The alignment marks may have other shapes as well, and there may be a different number of alignment marks provided on the surface of conductive layer 26. Furthermore, the position of the alignment marks may differ from the locations illustrated in FIGS. 9 and 10. Alignment marks 52, 54 can be formed, for example, by a photolithographic process. The alignment marks can be used, for example, by image processing system 42 either alone or in combination with channels 28 and/or solder mask 50 to determine proper positioning and alignment of component 20. Thus, image processing system 42 can compare an image of alignment marks 52 (or 54) to a previously-stored image or data so that proper x-y positioning and alignment of the component can be performed by the pick-and-place machine. Image processing system 42 can use an image of alignment marks 52 (or 54) for this purpose either alone or in combination with an image of channels 28 and/or an image of solder mask 50. After placement of component 20 on conductive layer 26 by the pick-and-place machine, the solder reflow process then can be performed for the printed circuit substrate together with the component(s) on its surface.
  • The techniques described above can help improve the positioning and/or alignment of components on a PCB substrate, particularly for manufacturing methods that involve bonding the component to the substrate using reflow soldering. For example, in some implementations, the relative position error caused by shifting of the component during reflow soldering can be maintained at less than 20 μm and, in some cases, at significantly less than 20 μm (e.g., <5 μm misalignment relative to a neighboring component where the center-to-center distance between neighboring components is on the order of a few millimeters (e.g., 2-4 mm)).
  • Other implementations are within the scope of the claims.

Claims (20)

1. An apparatus comprising:
a substrate including a conductive layer over an insulating base layer, wherein the conductive layer includes one or more channels in its surface; and
an electronic or optoelectronic component bonded to the conductive layer by a solder material, wherein the component is disposed at least partially over the one or more channels in the surface of the conductive layer.
2. The apparatus of claim 1 wherein some of the solder is in the one or more channels and some of the solder is on the surface of the conductive layer.
3. The apparatus of claim 1 wherein the one or more channels include a plurality of channels.
4. The apparatus of claim 1 wherein each of the one or more channels is a narrow groove in the surface of the conductive layer.
5. The apparatus of claim 1 wherein each of the one or more channels extends substantially entirely through a thickness of the conductive layer.
6. The apparatus of claim 1 wherein the conductive layer is a conductive pad that covers part of the base layer.
7. The apparatus of claim 1 wherein the conductive pad comprises copper.
8. The apparatus of claim 1 wherein the base layer comprises a ceramic or fiberglass material.
9. The apparatus of claim 1 wherein the one or more channels extend beyond a footprint of the component.
10. The apparatus of claim 1 further including a solder mask on the surface of the conductive layer, wherein the solder mask substantially surrounds a perimeter of the component.
11. The apparatus of claim 1 further including one or more alignment features on the surface of the conductive layer, wherein the alignment features are different from the one or more channels.
12. A method of bonding an electronic of optoelectronic component to a printed circuit board substrate, the method comprising:
depositing solder paste on a surface of a conductive layer of the printed circuit board substrate, wherein the conductive layer includes one or more channels in its surface and wherein some of the solder paste is in the channels and some of the solder paste is on the surface of the conductive layer;
placing the component on the conductive layer in contact with the solder paste such that the component is disposed at least partially over the one or more channels in the surface of the conductive layer; and
performing a reflow soldering process to bond the component to the conductive layer.
13. The method of claim 12 wherein the one or more channels include a plurality of channels.
14. The method of claim 12 any one of claims 12-13 wherein presence of the solder paste in the one or more channels prevents or reduces movement of the component during the reflow soldering process.
15. The method of claim 12 including:
obtaining an image of the surface of the conductive layer including the one or more channels;
comparing the image to a previously-stored image or data;
determining a positioning and/or alignment for the component based on the comparison of the image to the previously-stored image or data; and
placing the component on the conductive layer based on the determined positioning and/or alignment.
16. The method of claim 12 wherein there is a solder mask on the surface of the conductive layer, the method including:
obtaining an image of the surface of the conductive layer including the solder mask;
comparing the image to a previously-stored image or data;
determining a positioning and/or alignment for the component based on the comparison of the image to the previously-stored image or data; and
placing the component on the surface of the conductive layer based on the determined positioning and/or alignment.
17. The method of claim 12 wherein there are one or more alignment features on the surface of the conductive layer, the alignment features being different from the channels, the method including:
obtaining an image of the surface of the conductive layer including the one or more alignment features;
comparing the image to a previously-stored image or data;
determining a positioning and/or alignment for the component based on the comparison of the image to the previously-stored image or data; and
placing the component on the surface of the conductive layer based on the determined positioning and/or alignment.
18. An apparatus comprising:
a printed circuit board including a conductive pad on a base layer, the base layer being composed of a ceramic or fiberglass material, wherein the conductive pad includes a plurality of channels in its surface; and
an electronic or optoelectronic component bonded to the conductive pad by a solder material,
wherein the component is disposed at least partially over the channels in the surface of the conductive pad, and wherein some of the solder is in the channels and some of the solder is disposed between the component and the surface of the conductive pad.
19. The apparatus of claim 18 wherein the channels extend beyond an outer perimeter of the component.
20. The apparatus of claim 18 wherein each of the channels has a depth of at least tens of microns.
US14/784,754 2013-04-15 2014-04-11 Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering Abandoned US20160057855A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/784,754 US20160057855A1 (en) 2013-04-15 2014-04-11 Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201361811971P 2013-04-15 2013-04-15
US14/784,754 US20160057855A1 (en) 2013-04-15 2014-04-11 Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering
PCT/SG2014/000160 WO2014171890A1 (en) 2013-04-15 2014-04-11 Accurate positioning and alignment of a component during processes such as reflow soldering

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/SG2014/000160 A-371-Of-International WO2014171890A1 (en) 2013-04-15 2014-04-11 Accurate positioning and alignment of a component during processes such as reflow soldering

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/956,472 Division US10667387B2 (en) 2013-04-15 2018-04-18 Accurate positioning and alignment of a component during processes such as reflow soldering

Publications (1)

Publication Number Publication Date
US20160057855A1 true US20160057855A1 (en) 2016-02-25

Family

ID=51731686

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/784,754 Abandoned US20160057855A1 (en) 2013-04-15 2014-04-11 Accurate Positioning and Alignment of a Component During Processes Such as Reflow Soldering
US15/956,472 Active 2034-07-05 US10667387B2 (en) 2013-04-15 2018-04-18 Accurate positioning and alignment of a component during processes such as reflow soldering

Family Applications After (1)

Application Number Title Priority Date Filing Date
US15/956,472 Active 2034-07-05 US10667387B2 (en) 2013-04-15 2018-04-18 Accurate positioning and alignment of a component during processes such as reflow soldering

Country Status (3)

Country Link
US (2) US20160057855A1 (en)
TW (1) TWI606767B (en)
WO (1) WO2014171890A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021163077A1 (en) * 2020-02-10 2021-08-19 Psiquantum, Corp. Active alignment of optical die to optical substrates
WO2023107993A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Pcba router test vehicle
WO2023107988A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting router technology
WO2023107986A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting wave soldering machine
WO2023107992A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting oven technology

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017040482A1 (en) * 2015-09-02 2017-03-09 3M Innovative Properties Company Fiducial mark for chip bonding
DE102016201797A1 (en) * 2016-02-05 2017-08-10 Robert Bosch Gmbh Contact system with a circuit carrier and component
CN110137141B (en) 2019-04-30 2024-09-13 华南理工大学 Demetallization ceramic substrate with fine hair groove structure and welding method thereof
EP3833164A1 (en) * 2019-12-05 2021-06-09 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Compensating misalignment of component carrier feature by modifying target design concerning correlated component carrier feature

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030141103A1 (en) * 2002-01-31 2003-07-31 Ng Wee Lee PCB solder pad geometry including patterns improving solder coverage
US7042098B2 (en) * 2003-07-07 2006-05-09 Freescale Semiconductor,Inc Bonding pad for a packaged integrated circuit
US20080236871A1 (en) * 2007-03-30 2008-10-02 Intel Corporation Gas Venting Component Mounting Pad

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62130596A (en) * 1985-12-02 1987-06-12 三菱電機株式会社 Automatic electronic parts assembly apparatus
US5534442A (en) * 1991-05-10 1996-07-09 Northern Telecom Limited Process of providing uniform photoresist thickness on an opto-electronic device
US5555316A (en) * 1992-06-30 1996-09-10 Matsushita Electric Industrial Co., Ltd. Inspecting apparatus of mounting state of component or printing state of cream solder in mounting line of electronic component
US5842275A (en) * 1995-09-05 1998-12-01 Ford Motor Company Reflow soldering to mounting pads with vent channels to avoid skewing
CN1138463C (en) * 1996-12-13 2004-02-11 松下电器产业株式会社 Electronic component and mounting method and device thereof
US6938335B2 (en) * 1996-12-13 2005-09-06 Matsushita Electric Industrial Co., Ltd. Electronic component mounting method
US5978093A (en) * 1997-07-17 1999-11-02 Mcms, Inc. Method for calibrating surface mounting processes in printed circuit board assembly manufacturing
US6139972A (en) * 1998-10-26 2000-10-31 Agilent Technologies Inc. Solder paste containment device
JP4364333B2 (en) * 1999-01-21 2009-11-18 パナソニック株式会社 Screen printing method
JP3656533B2 (en) * 2000-09-08 2005-06-08 松下電器産業株式会社 Electronic component mounting apparatus and electronic component mounting method
US6939451B2 (en) * 2000-09-19 2005-09-06 Aclara Biosciences, Inc. Microfluidic chip having integrated electrodes
JP3656543B2 (en) * 2000-10-25 2005-06-08 松下電器産業株式会社 Electronic component mounting method
US7297572B2 (en) * 2001-09-07 2007-11-20 Hynix Semiconductor, Inc. Fabrication method for electronic system modules
TW533555B (en) * 2001-11-21 2003-05-21 Siliconware Precision Industries Co Ltd Substrate for passive device
WO2004017703A2 (en) * 2002-08-19 2004-02-26 Matsushita Electric Industrial Co., Ltd. Method for forming printing inspection data
JP4051568B2 (en) * 2004-02-09 2008-02-27 ソニー株式会社 Component mounting board inspection equipment
US20070220744A1 (en) * 2005-03-22 2007-09-27 Cluster Technology Co., Ltd. Wiring Circuit Board Producing Method and Wiring Circuit Board
WO2007116511A1 (en) * 2006-04-07 2007-10-18 Hitachi Plasma Display Limited Plasma display panel
JP4710772B2 (en) * 2006-09-15 2011-06-29 パナソニック株式会社 Electronic component mounting line and position management method in electronic component mounting line
US8671561B2 (en) * 2007-05-24 2014-03-18 Shinko Electric Industries Co., Ltd. Substrate manufacturing method
JP4550909B2 (en) * 2008-02-13 2010-09-22 シーケーディ株式会社 Solder printing inspection device and component mounting system
JP5078683B2 (en) * 2008-03-11 2012-11-21 パナソニック株式会社 Printed circuit board and surface mount device mounting structure
GB0807037D0 (en) 2008-04-17 2008-05-21 Dupont Teijin Films Us Ltd Coated polymeric films
KR100955949B1 (en) * 2008-07-01 2010-05-03 삼성전기주식회사 image data processing method and recording media for the same
JP5488015B2 (en) * 2009-02-10 2014-05-14 信越化学工業株式会社 Screen printing method
JP2012160310A (en) * 2011-01-31 2012-08-23 Fujitsu Component Ltd Surface mounting component and manufacturing method of the same
JP5392303B2 (en) * 2011-06-13 2014-01-22 パナソニック株式会社 Electronic component mounting system and mounting board manufacturing method in electronic component mounting system
JP5392304B2 (en) * 2011-06-13 2014-01-22 パナソニック株式会社 Screen printing apparatus and screen printing method in electronic component mounting system
FR2978865B1 (en) * 2011-08-04 2013-09-27 Easy Life Science WORKING ELECTRODE PRINTED ON A SUBSTRATE
US8426255B2 (en) * 2011-09-14 2013-04-23 Chipmos Technologies, Inc. Chip package structure and method for manufacturing the same
ITMI20111776A1 (en) * 2011-09-30 2013-03-31 St Microelectronics Srl ELECTRONIC SYSTEM FOR REFLOW SOLDERING
US9426901B2 (en) * 2011-10-12 2016-08-23 General Electric Company Patterning method for component boards
JP2013258172A (en) * 2012-06-11 2013-12-26 Panasonic Corp Electronic component implementation system and electronic component implementation method
US20140251671A1 (en) * 2013-03-05 2014-09-11 David Paul Trauernicht Micro-channel with conductive particle
US20140251672A1 (en) * 2013-03-05 2014-09-11 Ronald Steven Cok Micro-channel connection pad
US8895429B2 (en) * 2013-03-05 2014-11-25 Eastman Kodak Company Micro-channel structure with variable depths
US20140251660A1 (en) * 2013-03-05 2014-09-11 Ronald Steven Cok Variable-depth micro-channel structure
US20150181702A1 (en) * 2013-03-05 2015-06-25 Eastman Kodak Company Micro-wire connection pad
US9167700B2 (en) * 2013-03-05 2015-10-20 Eastman Kodak Company Micro-channel connection method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030141103A1 (en) * 2002-01-31 2003-07-31 Ng Wee Lee PCB solder pad geometry including patterns improving solder coverage
US7042098B2 (en) * 2003-07-07 2006-05-09 Freescale Semiconductor,Inc Bonding pad for a packaged integrated circuit
US20080236871A1 (en) * 2007-03-30 2008-10-02 Intel Corporation Gas Venting Component Mounting Pad

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021163077A1 (en) * 2020-02-10 2021-08-19 Psiquantum, Corp. Active alignment of optical die to optical substrates
WO2023107993A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Pcba router test vehicle
WO2023107988A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting router technology
WO2023107986A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting wave soldering machine
WO2023107992A1 (en) * 2021-12-07 2023-06-15 Jabil Inc. Self correcting oven technology

Also Published As

Publication number Publication date
WO2014171890A1 (en) 2014-10-23
US10667387B2 (en) 2020-05-26
US20180235080A1 (en) 2018-08-16
TWI606767B (en) 2017-11-21
TW201503785A (en) 2015-01-16

Similar Documents

Publication Publication Date Title
US10667387B2 (en) Accurate positioning and alignment of a component during processes such as reflow soldering
US7506437B2 (en) Printed circuit board having chip package mounted thereon and method of fabricating same
US20120000067A1 (en) Method of manufacturing printed circuit board having flow preventing dam
CN106973500B (en) Electronic circuit device
JP2016181723A (en) Method of manufacturing circuit carrier, and circuit carrier
KR20090040841A (en) Wiring substrate and method of manufacturing the same, and semiconductor device
KR102471275B1 (en) Chip on film and method of manufacturing the same
JP7429094B2 (en) Mounting board manufacturing method and mounting board
KR20080043298A (en) Method and apparatus for manufacturing printed wiring board
KR20070011168A (en) Mounting board and electronic parts mounting method
US11749791B2 (en) LED precision assembly method
US6641865B2 (en) Method for selectively applying solder mask
US6954272B2 (en) Apparatus and method for die placement using transparent plate with fiducials
JP2001007460A (en) Recognition mark structure for flexible substrate
US8168525B2 (en) Electronic part mounting board and method of mounting the same
US20130125392A1 (en) Mounting of Components Using Solder Paste Fiducials
JP4591122B2 (en) Interposer substrate manufacturing method, substrate alignment method, and optoelectronic circuit substrate manufacturing method
JP4702237B2 (en) Electronic component mounting apparatus and electronic component mounting method
JP2002271009A (en) Printed wiring board for high density mounting and base material therefor
JPH1027950A (en) Printed wiring board
US11818844B2 (en) Semiconductor module and electronic apparatus
JP2011009408A (en) Electronic component module and manufacturing method
JP2008072037A (en) Electronic component mounting system and mounting method thereof
JP2003133714A (en) Printed-wiring board and manufacturing method thereof
JP3759703B2 (en) Semiconductor device using COF film and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: HEPTAGON MICRO OPTICS PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RIEL, PETER;REEL/FRAME:036873/0751

Effective date: 20130429

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION