WO2023057709A1 - Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin - Google Patents

Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin Download PDF

Info

Publication number
WO2023057709A1
WO2023057709A1 PCT/FR2022/051860 FR2022051860W WO2023057709A1 WO 2023057709 A1 WO2023057709 A1 WO 2023057709A1 FR 2022051860 W FR2022051860 W FR 2022051860W WO 2023057709 A1 WO2023057709 A1 WO 2023057709A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
sic
bonding
polycrystalline sic
polycrystalline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/FR2022/051860
Other languages
English (en)
French (fr)
Inventor
Ionut Radu
Hugo BIARD
Gweltaz Gaudin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to EP22797422.7A priority Critical patent/EP4413612A1/fr
Priority to CN202280064913.2A priority patent/CN117999635A/zh
Priority to KR1020247014805A priority patent/KR20240073106A/ko
Priority to JP2024519335A priority patent/JP2024533774A/ja
Priority to US18/694,796 priority patent/US20240392476A1/en
Publication of WO2023057709A1 publication Critical patent/WO2023057709A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/06Joining of crystals
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B28/00Production of homogeneous polycrystalline material with defined structure
    • C30B28/12Production of homogeneous polycrystalline material with defined structure directly from the gas state
    • C30B28/14Production of homogeneous polycrystalline material with defined structure directly from the gas state by chemical reaction of reactive gases
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/36Carbides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/02Heat treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/128Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901Materials
    • H10P14/2902Materials being Group IVA materials
    • H10P14/2904Silicon carbide
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2924Structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3402Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3408Silicon carbide
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34Deposited materials, e.g. layers
    • H10P14/3451Structure
    • H10P14/3452Microstructure
    • H10P14/3456Polycrystalline
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/38Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by treatments done after the formation of the materials
    • H10P14/3802Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers

Definitions

  • the field of the invention is that of semiconductor materials for microelectronic components.
  • the invention relates more particularly to a process for manufacturing a composite structure comprising a thin layer of monocrystalline silicon carbide on a support substrate of polycrystalline silicon carbide.
  • SiC Silicon carbide
  • Monocrystalline SiC substrates intended for the microelectronics industry nevertheless remain expensive and difficult to supply in large sizes. It is therefore advantageous to use layer transfer solutions to produce composite structures typically comprising a thin monocrystalline SiC layer on a lower cost support substrate.
  • a well-known thin film transfer solution is the Smart CutTM process, based on light ion implantation and direct bonding assembly. Such a process makes it possible, for example, to manufacture a composite structure comprising a thin layer of monocrystalline SiC, taken from a donor substrate of monocrystalline SiC, in direct contact with a support substrate of polycrystalline SiC.
  • the object of the invention is to propose a technique which overcomes these drawbacks in order to provide a composite structure comprising a thin layer of very high quality single-crystal SiC, in particular in order to improve the performance and reliability of power devices intended to be developed in said thin layer.
  • the invention proposes a process for manufacturing a composite structure comprising a thin layer of monocrystalline silicon carbide, SiC, placed on a support substrate of polycrystalline SiC, comprising the following steps:
  • the layer of polycrystalline SiC has a polytype identical to that of the support substrate;
  • the formation of the layer of polycrystalline SiC comprises a deposition of polycrystalline SiC
  • the deposition of polycrystalline SiC is a chemical vapor deposition
  • the formation of the polycrystalline SiC layer comprises deposition of an amorphous SiC layer and recrystallization annealing applied to the amorphous SiC layer;
  • the layer of polycrystalline SiC deposited on the donor substrate has a thickness of between 10 nm and 10 ⁇ m;
  • the bonding layer formed on each of the donor and support substrates is a metallic layer, for example a layer of tungsten or a layer of titanium;
  • the bonding layer formed on each of the donor and support substrates is a layer of silicon, carbon or silicon carbide;
  • the bonding layer has a melting temperature lower than an annealing temperature applied during the bonding step.
  • Figure 1 is a schematic sectional view of a monocrystalline SiC donor substrate
  • FIG. 2 is a schematic sectional view of the deposition of a layer of polycrystalline SiC on the surface of the monocrystalline SiC donor substrate;
  • FIG. 3 is a schematic sectional view of the formation, by implantation of ionic species, of an embrittlement plane in the donor substrate of FIG. 1 to delimit a thin layer of monocrystalline SiC to be transferred;
  • FIG. 4 is a schematic sectional view of the assembly of the donor substrate of FIG. 2 and of a support substrate;
  • FIG. 5 is a schematic sectional view of the detachment of the donor substrate along the plane of embrittlement to transfer the thin layer of monocrystalline SiC onto the support substrate.
  • the invention relates to a method for manufacturing a composite structure comprising a thin layer of monocrystalline SiC placed on a support substrate of polycrystalline SiC.
  • This process comprises the transfer, in accordance with the Smart CutTM process, of the thin layer of single-crystal SiC carbide to the support substrate from a donor substrate, at least a surface portion of which is made of single-crystal SiC.
  • the donor substrate can be a bulk single-crystal SiC substrate.
  • the donor substrate can be a composite substrate, comprising a surface layer of monocrystalline SiC and at least one other layer of another material.
  • the monocrystalline SiC layer preferably has a thickness greater than or equal to 0.5 ⁇ m.
  • the bonding interface is created between materials having the same morphology (namely two polycrystalline SiC), instead of the heterogeneous crystalline structures of the prior art (namely a monocrystalline SiC added to polycrystalline SiC ).
  • the invention makes it possible not to create a conduction barrier at the bonding interface and to have a contact surface which is not reduced due to the formation of cavities at this interface.
  • the method according to the invention begins with the supply of a donor substrate 10 of which at least a surface portion is made of monocrystalline SiC.
  • a solid substrate 10 of monocrystalline SiC has been shown.
  • the method comprises a step of forming a polycrystalline SiC layer 11 on the donor substrate 10.
  • the polycrystalline SiC layer 11 formed on the donor substrate preferably has a thickness between 10 nm and 10 ⁇ m, even more preferably a thickness of less than 50 nm.
  • the size of the grains of the polycrystalline SiC layer 11 is preferably less than 30 nm, even more preferably less than 10 nm, which makes it possible to limit the surface roughness of the layer 11 thus deposited.
  • Such a reduced grain size also offers the advantage that the conditions for forming the polycrystalline SiC layer 11 can approach those of an amorphous SiC layer, the layer 11 formed thus being able to be a mixture of grains of small size and a high proportion of amorphous SiC without this harming the effects of the invention.
  • the formation of the polycrystalline SiC layer 11 is carried out in such a way as to give it the same polytype as that of the support substrate 20, generally a type 3C polytype.
  • the layer of polycrystalline SiC is formed by depositing polycrystalline SiC.
  • a deposition of a layer of polycrystalline SiC can be chemical vapor deposition (for example of the EBPVD type for “Electron Beam Physical Vapor Deposition”) or chemical vapor deposition (for example of the DLI-CVD type for “Direct Liquid Injection Chemical Vapor Deposition”).
  • the deposition of the polycrystalline SiC layer is carried out at a temperature below 1000°C, preferably below 900°C, even more preferably below 850°C. This embodiment proves particularly advantageous when the deposition of the polycrystalline SiC layer 11 is carried out after the implantation of ionic species described below to form an embrittlement plane in the donor substrate.
  • This relatively low temperature in fact makes it possible to limit the growth of the cavities present in the weakening plane, growth which in the absence of a stiffening effect brought to the donor substrate results in the deformation of the layer directly above the cavities and the appearance of the blistering phenomenon.
  • the formation of the layer of polycrystalline SiC comprises first of all the deposition of an amorphous SiC layer (in whole or in part) followed by recrystallization annealing, typically at a temperature above 1100° C., transforming the amorphous SiC layer into a polycrystal constituting the polycrystalline SiC layer 11.
  • the formation of the polycrystalline SiC layer 11 is accompanied by the formation of a bonding layer on the polycrystalline SiC layer 11 and on the support substrate respectively, for example a layer of silicon, carbon , silicon carbide or even a metal layer, for example a layer of tungsten or titanium.
  • the bonding layers can be formed using the physical vapor deposition (PVD) process using argon or an argon/nitrogen or argon/propane mixture as the target ablation gas.
  • the bonding layers preferably have a melting temperature lower than an annealing temperature applied during the bonding step.
  • silicon or titanium bonding layers are chosen when annealing at a temperature of the order of 1700° C./1800° C. is applied during the bonding step.
  • the method further comprises, before or after the formation of the polycrystalline SiC layer 11, an implantation of ionic species in the substrate donor 10 so as to form an embrittlement plane 13 delimiting a thin layer of monocrystalline SiC to be transferred 12.
  • the implantation is carried out after the deposition of the layer of polycrystalline SiC 11.
  • the implanted species typically include hydrogen and/or helium.
  • a person skilled in the art is able to define the energy and the implantation dose required.
  • the implantation is carried out so as to form the weakening plane in the superficial layer of monocrystalline SiC of said donor substrate.
  • the thin layer 12 of monocrystalline SiC has a thickness of less than 1 ⁇ m.
  • a thickness is indeed accessible on an industrial scale with the Smart CutTM process.
  • the implantation devices available in industrial manufacturing lines make it possible to achieve such an implantation depth.
  • the method comprises, after said implantation and said formation, the bonding of the donor substrate and of the support substrate.
  • Bonding is direct bonding without an intermediate electrically insulating layer, obtained by molecular adhesion of the surfaces brought into contact. Bonding is typically carried out at room temperature. It is preferably carried out under vacuum.
  • the polycrystalline SiC layer 11 previously formed on the donor substrate is at the bonding interface.
  • layer situated at the bonding interface is meant a layer situated on the side of the face of the donor substrate which is bonded to the support substrate but does not necessarily involve direct contact between said layer and the support substrate.
  • said layer can be bonded directly to the support substrate or be covered with a bonding layer such as that mentioned previously by means of which the bonding takes place.
  • Direct contact bonding of polycrystalline layers has the advantage of physically separating the interface between the monocrystalline SiC and the polycrystalline SiC from the bonding interface.
  • This bonding is typically preceded by operations for preparing the surfaces to be bonded, for example here the two polycrystalline SiC surfaces, such as for example fine polishing, wet or dry cleaning, surface activation, etc.
  • the method may comprise thinning and/or polishing the surface of the layer of polycrystalline SiC 11 intended to be at the bonding interface during bonding and/or of the surface of the support substrate 20 intended to be at the bonding interface during bonding.
  • the method then comprises the detachment of the donor substrate 10 along the weakening plane 13 so as to transfer the layer of polycrystalline SiC 11 and the thin layer of monocrystalline SiC 12 onto the support substrate 10.
  • this detachment can be caused by a heat treatment, a mechanical action, or a combination of these means.
  • the remainder 10' of the donor substrate is preferably recycled with a view to another use.
  • One or more finishing operations can then be applied to the transferred monocrystalline SiC layer 12. It is for example possible to carry out smoothing, cleaning or even polishing, for example chemical-mechanical polishing (CMP, acronym for the English -Saxon “Chemical Mechanical Polishing”) or fine grinding (known as “Fine Grinding”, which makes it possible to overcome preferential chemical attacks on a particular grain orientation), to remove defects linked to the implantation of ionic species and reducing the roughness of the transferred monocrystalline SiC layer 12.
  • CMP chemical-mechanical polishing
  • Fine Grinding fine grinding

Landscapes

  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Metallurgy (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Thermal Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Recrystallisation Techniques (AREA)
PCT/FR2022/051860 2021-10-05 2022-10-03 Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin Ceased WO2023057709A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
EP22797422.7A EP4413612A1 (fr) 2021-10-05 2022-10-03 Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin
CN202280064913.2A CN117999635A (zh) 2021-10-05 2022-10-03 使用多晶sic中间层将单晶sic层转移到多晶sic载体上的方法
KR1020247014805A KR20240073106A (ko) 2021-10-05 2022-10-03 다결정 sic의 중간층을 사용하여 단결정 sic의 층을 다결정 sic 캐리어로 전달하는 방법
JP2024519335A JP2024533774A (ja) 2021-10-05 2022-10-03 多結晶SiCの中間層を使用して単結晶SiCの層を多結晶SiCキャリアに転写するためのプロセス
US18/694,796 US20240392476A1 (en) 2021-10-05 2022-10-03 Method for transferring a monocrystalline sic layer onto a polycrystalline sic carrier using a poly crystalline sic intermediate layer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR2110520A FR3127843B1 (fr) 2021-10-05 2021-10-05 ProcÉdÉ de transfert d’une couche de SiC monocristallin sur un support en SiC polycristallin utilisant une couche intermÉdiaire de SiC polycristallin
FRFR2110520 2021-10-05

Publications (1)

Publication Number Publication Date
WO2023057709A1 true WO2023057709A1 (fr) 2023-04-13

Family

ID=80122036

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FR2022/051860 Ceased WO2023057709A1 (fr) 2021-10-05 2022-10-03 Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin

Country Status (8)

Country Link
US (1) US20240392476A1 (https=)
EP (1) EP4413612A1 (https=)
JP (1) JP2024533774A (https=)
KR (1) KR20240073106A (https=)
CN (1) CN117999635A (https=)
FR (1) FR3127843B1 (https=)
TW (1) TW202318662A (https=)
WO (1) WO2023057709A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116978783A (zh) * 2023-09-25 2023-10-31 苏州芯慧联半导体科技有限公司 一种碳化硅衬底的制备方法及碳化硅衬底
WO2025068410A1 (fr) * 2023-09-28 2025-04-03 Soitec Procede de traitement d'un substrat de carbure de silicium

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7825844B1 (ja) * 2025-04-28 2026-03-09 国立大学法人東北大学 原子拡散接合法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050151155A1 (en) * 2000-06-16 2005-07-14 S.O.I. Tec Silicon On Insulator Technologies, A French Company Method of fabricating substrates and substrates obtained by this method
WO2021019137A1 (fr) * 2019-08-01 2021-02-04 Soitec Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic polycristallin

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050151155A1 (en) * 2000-06-16 2005-07-14 S.O.I. Tec Silicon On Insulator Technologies, A French Company Method of fabricating substrates and substrates obtained by this method
WO2021019137A1 (fr) * 2019-08-01 2021-02-04 Soitec Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic polycristallin

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116978783A (zh) * 2023-09-25 2023-10-31 苏州芯慧联半导体科技有限公司 一种碳化硅衬底的制备方法及碳化硅衬底
CN116978783B (zh) * 2023-09-25 2023-12-12 苏州芯慧联半导体科技有限公司 一种碳化硅衬底的制备方法及碳化硅衬底
WO2025068410A1 (fr) * 2023-09-28 2025-04-03 Soitec Procede de traitement d'un substrat de carbure de silicium

Also Published As

Publication number Publication date
US20240392476A1 (en) 2024-11-28
EP4413612A1 (fr) 2024-08-14
FR3127843B1 (fr) 2023-09-08
TW202318662A (zh) 2023-05-01
CN117999635A (zh) 2024-05-07
FR3127843A1 (fr) 2023-04-07
JP2024533774A (ja) 2024-09-12
KR20240073106A (ko) 2024-05-24

Similar Documents

Publication Publication Date Title
WO2023057709A1 (fr) Procédé de transfert d'une couche de sic monocristallin sur un support en sic polycristallin utilisant une couche intermédiaire de sic polycristallin
WO2021105575A1 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic cristallin
EP4008020B1 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic polycristallin
EP4128329B1 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic
EP1292975A1 (fr) Procede de fabrication de substrats et substrats obtenus par ce procede
FR2967812A1 (fr) Dispositif electronique pour applications radiofrequence ou de puissance et procede de fabrication d'un tel dispositif
FR2817395A1 (fr) Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
EP4066275B1 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic
EP4128328B1 (fr) Procede de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic
EP4162522B1 (fr) Substrat temporaire demontable compatible avec de tres hautes temperatures et procede de transfert d'une couche utile a partir dudit substrat
EP4264659B1 (fr) Procede de fabrication d'une structure semi-conductrice comprenant une zone d'interface incluant des agglomerats
WO2024052619A1 (fr) Procédé d'amincissement d'une structure composite portée par un substrat support sic polycristallin, à gondolement réduit
WO2022074318A1 (fr) Procédé de fabrication d'un substrat pour la croissance épitaxiale d'une couche d'un alliage iii-n à base de gallium
EP4016585B1 (fr) Dispositif électronique en carbure de silicium et son procédé de fabrication
FR3143044A1 (fr) Structure comprenant une couche d’arseniure de bore de haute conductivite thermique et procede de fabrication
WO2023052704A1 (fr) Procédé de fabrication d'une structure composite comprenant une couche mince en sic monocristallin sur un substrat support en sic polycristallin
FR2916302A1 (fr) Procede de fabrication de substrat pour circuit integre, et substrat pour circuit integre

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22797422

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 18694796

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 202280064913.2

Country of ref document: CN

ENP Entry into the national phase

Ref document number: 2024519335

Country of ref document: JP

Kind code of ref document: A

ENP Entry into the national phase

Ref document number: 20247014805

Country of ref document: KR

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 2022797422

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2022797422

Country of ref document: EP

Effective date: 20240506

WWE Wipo information: entry into national phase

Ref document number: 11202402136Y

Country of ref document: SG