WO2023035413A1 - Procédé et appareil de test de lecture et d'écriture, support de stockage informatique, et dispositif électronique - Google Patents

Procédé et appareil de test de lecture et d'écriture, support de stockage informatique, et dispositif électronique Download PDF

Info

Publication number
WO2023035413A1
WO2023035413A1 PCT/CN2021/131873 CN2021131873W WO2023035413A1 WO 2023035413 A1 WO2023035413 A1 WO 2023035413A1 CN 2021131873 W CN2021131873 W CN 2021131873W WO 2023035413 A1 WO2023035413 A1 WO 2023035413A1
Authority
WO
WIPO (PCT)
Prior art keywords
target
write
read
value
memory module
Prior art date
Application number
PCT/CN2021/131873
Other languages
English (en)
Chinese (zh)
Inventor
黄国维
Original Assignee
长鑫存储技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 长鑫存储技术有限公司 filed Critical 长鑫存储技术有限公司
Publication of WO2023035413A1 publication Critical patent/WO2023035413A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present disclosure relates to the technical field of memory testing, in particular to a method and device for reading and writing testing, a computer storage medium and electronic equipment.
  • DRAM Dynamic Random Access Memory
  • DRAM is generally tested for reading and writing through test applications (such as Stress APP tools) to ensure the stability and reliability of the memory.
  • test applications such as Stress APP tools
  • the Stress APP tool needs to use the logical storage address for read and write tests, if one or more data errors occur, the Stress APP tool needs to analyze to determine the physical storage address where the error occurred.
  • the Stress APP tool needs to redesign the address mapping relationship and corresponding test parameters, and the development cycle is very long; in addition, the Stress APP tool may have compatibility problems, which leads to the flexibility of the Stress APP tool. Poor performance and versatility.
  • the disclosure provides a read-write test method and device, computer storage medium and electronic equipment, which can directly use physical storage addresses to perform read-write test on memory modules, and improve the flexibility and compatibility of read-write test.
  • an embodiment of the present disclosure provides a read-write test method, which is applied to a read-write test device, and the method includes:
  • the target storage object in the memory module is read, and the target read value sent by the memory module is received; wherein, the target storage object in the memory module is determined according to the physical storage address;
  • the target read value is compared with the target write value, and the test result of the target storage object in the memory module is determined according to the comparison result.
  • the method further includes: when the data instruction indicates a write operation, determining the target write value according to the data instruction; performing a write operation on the target storage object in the memory module, so as to write the target write value into the memory module The target storage object in .
  • the device for reading and writing testing includes a first storage unit and a second storage unit; the method further includes: after determining the target write value, correspondingly storing the physical storage address and the target write value in the first storage unit Middle; after determining the target read value, correspondingly storing the physical storage address and the target read value in the second storage unit.
  • the comparing the target read value with the target write value, and determining the test result of the target storage object in the memory module according to the comparison result includes:
  • From the first storage unit obtain the target write value corresponding to the physical storage address; from the second storage unit, obtain the target read value corresponding to the physical storage address; when the target write value and the target read value are the same , determining that the target storage object in the memory module is in a normal state; or, in a case where the target write value and the target read value are different, determining that the target storage object in the memory module is in an abnormal state.
  • the method further includes: when the target write value and the target read value are the same, or when the target write value and the target read value are different and the system recovery instruction has not been received, sending the memory controller return the target read value; or, when the target write value is different from the target read value and a system recovery instruction is received, perform data recovery processing on the target storage object in the memory module.
  • the performing data recovery processing on the target storage object in the memory module includes:
  • the method further includes: according to the first storage unit and the second storage unit, counting the number of reads and writes of each storage object in the memory module; after controlling the memory controller to be in an idle state, according to each The number of reads and writes of the storage object determines the storage object to be processed; the read and write test process is performed on the storage object to be processed based on the preset test mode, so that the number of reads and writes of each storage object in the memory module meets the preset requirements.
  • the method further includes:
  • the effective write value refers to the target write value in the latest write operation of the storage object to be processed before the memory controller is in an idle state; Perform write processing on the storage object to be processed, so as to write a valid write value into the storage object to be processed; control the memory controller to exit the idle state.
  • an embodiment of the present disclosure provides a read-write test device, including:
  • the parsing control unit is configured to receive a data instruction sent by the memory controller, determine the physical storage address corresponding to the data instruction; and when the data instruction indicates a read operation, perform a read operation on the target storage object in the memory module, and receive the data instruction sent by the memory module.
  • the target read value of wherein, the target storage object in the memory module is determined according to the physical storage address;
  • the comparison unit is configured to obtain the target write value of the target storage object in the memory module in the latest write operation; and compare the target read value with the target write value, and determine the target storage object in the memory module according to the comparison result test results.
  • the parsing control unit is further configured to determine the target write value according to the data command when the data command indicates a write operation; perform a write operation on the target storage object in the memory module to write the target write value into The target storage object in the memory module.
  • the reading and writing test device also includes a first storage unit and a second storage unit; wherein, the first storage unit is configured to store the write value of each storage object in the memory module; the second storage unit is configured to To store the read value of each storage object in the memory module;
  • the resolution control unit is further configured to store the physical storage address and the target write value in the first storage unit after determining the target write value; after determining the target read value, store the physical storage address and the target The read value is correspondingly stored in the second storage unit.
  • the comparison unit is specifically configured to obtain the target write value corresponding to the physical storage address from the first storage unit; obtain the target read value corresponding to the physical storage address from the second storage unit; and When the target write value and the target read value are the same, determine that the target storage object in the memory module is in a normal state; or, when the target write value and the target read value are different, determine that the target storage object in the memory module The object is in an abnormal state.
  • the reading and writing test device further includes an output unit; the output unit is configured to generate an alarm message when the target write value and the target read value are different, and display the alarm message on a preset display screen ; Wherein, the alarm information is used to indicate that the target storage object in the memory module is in an abnormal state.
  • the parsing control unit is further configured to write to the memory when the target write value is the same as the target read value, or when the target write value and the target read value are different and the The controller returns the target read value; or, when the target write value is different from the target read value and a system recovery instruction is received, data recovery processing is performed on the target storage object in the memory module.
  • the parsing control unit is further configured to perform a rewrite operation on the target storage object in the memory module, so as to write the target write value into the target storage object in the memory module; Perform a re-read operation, and receive the corrected read value sent by the memory module; when the corrected read value is the same as the target written value, return the corrected read value to the memory controller.
  • the reading and writing test device also includes a test mode unit; the test mode unit is configured to provide a preset test mode; the comparison unit is also configured to count each memory module according to the first storage unit and the second storage unit The number of reads and writes of a storage object; the analysis control unit is also configured to determine the storage object to be processed according to the number of reads and writes of each storage object in the memory module after the control memory controller is in an idle state; treat it based on a preset test mode The storage object is processed to perform read and write test processing, so that the number of reads and writes of each storage object in the memory module meets a preset requirement.
  • the parsing control unit is further configured to obtain the effective write value corresponding to the storage object to be processed from the first storage unit after performing the read and write test processing on the storage object to be processed based on the preset test mode;
  • the storage object performs write processing to write the effective write value into the storage object to be processed; and control the memory controller to exit the idle state; wherein, the effective write value refers to the value of the storage object to be processed before the memory controller is in the idle state The target write value in the most recent write operation.
  • the reading and writing test device further includes a data selector;
  • the analysis control unit is further configured to send a first selection instruction to the data selector; or, send a second selection instruction to the data selector;
  • the data selector is used to control the parsing control unit and the memory controller to be in a connected state after receiving the first selection instruction; or, to control the parsing control unit and the memory module to be in a connected state after receiving the second selection instruction.
  • an embodiment of the present disclosure provides a computer storage medium, where the computer storage medium stores a computer program, and when the computer program is executed by a processor, the steps of the method described in the first aspect are implemented.
  • an embodiment of the present disclosure provides an electronic device, where the electronic device includes the read/write test device as described in the second aspect.
  • Embodiments of the present disclosure provide a read-write test method and device, a computer storage medium, and electronic equipment, which receive a data instruction sent by a memory controller and determine the physical storage address corresponding to the data instruction; when the data instruction indicates a read operation, the memory The target storage object in the module performs read operation, and receives the target read value sent by the memory module; wherein, the target storage object in the memory module is determined according to the physical storage address; The target write value in the operation; the target read value is compared with the target write value, and the test result of the target storage object in the memory module is determined according to the comparison result.
  • the data instruction sent by the memory controller can directly determine the physical storage address of the storage object, and then use the physical storage address for subsequent tests, without re-establishing address mapping relationships for different system control platforms; in addition, this read-write test method only It involves the operation of the memory controller and the memory module, without interaction with the external operating system, there will be no compatibility issues, and the flexibility and versatility of the read-write test can be improved.
  • FIG. 1 is a schematic flow diagram of a read-write test method provided by an embodiment of the present disclosure
  • FIG. 2 is a schematic flowchart of another reading and writing test method provided by an embodiment of the present disclosure
  • FIG. 3 is a schematic structural diagram of a read-write test device provided by an embodiment of the present disclosure.
  • FIG. 4 is a schematic structural diagram of another read-write test device provided by an embodiment of the present disclosure.
  • FIG. 5 is a schematic structural diagram of another read-write test device provided by an embodiment of the present disclosure.
  • FIG. 6 is a schematic structural diagram of Module1 provided by an embodiment of the present disclosure.
  • FIG. 7 is a schematic structural diagram of Module2 provided by an embodiment of the present disclosure.
  • FIG. 8 is a schematic structural diagram of an electronic device provided by an embodiment of the present disclosure.
  • first ⁇ second ⁇ third involved in the embodiments of the present disclosure are only used to distinguish similar objects, and do not represent a specific ordering of objects. Understandably, “first ⁇ second ⁇ third 3" where permitted, the specific order or sequence may be interchanged such that the embodiments of the disclosure described herein can be practiced in sequences other than those illustrated or described herein.
  • DRAM dynamic random access memory
  • DIMM Dual Inline Memory Module
  • RDIMM Dual-line memory module with registers
  • LRDIMM Low Load Dual In-line Memory Module
  • SODIMM Small Outline Dual Inline Memory Module
  • Memory memory, memory module
  • Cell the storage unit in the memory module, also known as the storage object
  • Memory Controller memory controller
  • DIMM Slot DIMM slot
  • Row Address row address
  • Pre-Charge pre-charge
  • CPU central processing unit
  • JEDEC Semiconductor industry standard specified by the Solid State Technology Association
  • Raw Card memory card type
  • SPD serial Presence detection information
  • ASIC Application Specific Integrated Circuit
  • Idle idle state.
  • DRAM is an important electronic device that provides storage functions for end devices. Specifically, since DRAM is a dynamic random access memory device, the charge for storing data can only keep the data for a certain period of time. At normal temperature, the retention time of a storage cell capacitor (Cell Capacitor) is usually about 64 milliseconds. Therefore, in order to ensure the normal storage of data, it is necessary to periodically refresh the storage unit (Periodical Refresh) to keep the data stable.
  • Cell Capacitor storage cell capacitor
  • the CPU usually puts the running data and the temporary data in the operation in the memory, that is, the memory can be understood as a large-capacity temporary storage (Temporarily Store). If the data is not kept intact in the memory, an error will occur when the operating system reads out the data, which will cause the entire system to crash or restart.
  • the corresponding instruction is sent to the DRAM through the memory controller to realize data writing and reading.
  • the memory controller (Memory Controller) sends the following parameters to the memory DRAM in sequence: (1) Select the Memory Controller; (2) Select the DIMM Slot; (3) Select the Rank address; ( 4) Select Bank Address, Row Address; (5) Select Column Address for read/write operations; (6) Other operations, such as Pre-Charge/Refresh and other operations.
  • DRAM devices In general, servers, laptops, and various consumer electronics all involve DRAM devices, which are used to store large amounts of data that are temporarily involved while the CPU is running. Therefore, errors in the data stored in DRAM will bring catastrophic failures to electronic products, such as system downtime and system restart.
  • memory reading and writing test (also known as stress test, Stress test) is an important test of memory, which is used to test the reliability and stability of DRAM.
  • Stress test is an important test of memory, which is used to test the reliability and stability of DRAM.
  • the common Stress APP tools include MemtestX86, Primer95, Memtester, StressAPP, etc.
  • these softwares are related to issues such as system compatibility and software upgrades; moreover, the addresses reported by different Stress APPs for the same test location in the memory may be different, and it is likely that the Stress APP occurred when resolving the address.
  • an embodiment of the present disclosure provides a read/write test method.
  • the basic idea is: receive the data instruction sent by the memory controller, and determine the physical storage address corresponding to the data instruction; The target storage object in the memory module is read, and receives the target read value sent by the memory module; wherein, the target storage object in the memory module is determined according to the physical storage address; the target storage object in the memory module is acquired in the latest write operation The target write value; compare the target read value with the target write value, and determine the test result of the target storage object in the memory module according to the comparison result.
  • the data instruction sent by the memory controller can directly determine the physical storage address corresponding to the data instruction, and then use the physical storage address for subsequent testing, without re-establishing address mapping relationships for different system control platforms;
  • the read-write test method It only involves the operation of the memory controller and the memory module, without interacting with the external system control platform, there will be no compatibility issues, and the flexibility and versatility of the read-write test can be improved; in addition, the read-write test method also There is an error correction mechanism, which can correct the read and write errors found in time to avoid system crashes; finally, the read and write test method also has a pressure equalization mechanism, which can ensure that the read and write pressures of different storage units are the same and improve the test accuracy.
  • FIG. 1 shows a schematic flowchart of a read/write test method provided by an embodiment of the present disclosure. As shown in Figure 1, the method may include:
  • S101 Receive a data instruction sent by a memory controller, and determine a physical storage address corresponding to the data instruction.
  • the read-write test method provided by the embodiments of the present disclosure is applied to a read-write test device, or a terminal device integrated with a read-write test device.
  • the terminal device may be various types of devices with memory modules.
  • the terminal device may be a device such as a smart phone, a tablet computer, a palmtop computer, a television, a projector, a personal computer, a personal digital assistant (Personal Digital Assistant, PDA), a wearable device, etc., without any limitation here.
  • the read-write test device is a hardware module connected between the memory controller (Memory Controller) and the memory module (such as DIMM).
  • the memory module includes multiple storage objects (or called storage units, Cells), and the memory controller can send different instructions to the memory module to implement read/write operations on different storage objects.
  • the memory controller actually writes or reads the memory module, it needs to send the actual physical address of the target storage object to operate the memory module.
  • the read-write test device since the read-write test device is set between the memory controller and the memory module in the form of hardware, the read-write test device can receive and analyze the data instructions sent by the memory controller, and determine the The corresponding physical storage address.
  • the data instructions issued by the memory controller include at least the following addresses: memory channel address (Memory Channel), dual in-line memory module slot address (DIMM Position), memory Rank address (Rank Selection), memory Bank address (Bank Selection), row address (Row Address Selection) and column address (Column Address Selection), the above addresses constitute the physical storage address of this data instruction.
  • the embodiment of the present disclosure develops a read-write test device from the perspective of hardware, which is installed between the memory controller and the memory module. Through the read-write test device, the data instruction issued by the memory controller can be directly analyzed to obtain the physical storage address. , and then use the physical storage address instead of the logical storage address for subsequent testing. Therefore, even in different operating systems, there is no need to re-establish the address mapping relationship, thereby improving the generality and flexibility of the stress test.
  • the read/write test device can control the memory module to perform the read operation according to the physical storage address, so as to obtain the target read value of the target storage object.
  • the read/write test device has a separate storage space for storing the written value of each storage object in the memory module in the latest write operation.
  • S104 Comparing the target read value and the target write value, and determining the test result of the target storage object in the memory module according to the comparison result.
  • the target read value and the target write value should be the same. Therefore, according to the actual comparison result of the target read value and the target write value, the test result of the target storage object can be determined.
  • the method may also include:
  • a write operation is performed on the target storage object in the memory module, so as to write the target write value into the target storage object in the memory module.
  • the read-write test device needs to analyze the data command to determine the target write value, and then write the target write value into the target storage object.
  • the read-write test device can be provided with a separate storage space for storing data required in the test process. Therefore, in some embodiments, the read/write test device includes a first storage unit and a second storage unit. Correspondingly, the method may also include:
  • the physical storage address and the target read value are correspondingly stored in the second storage unit.
  • the first storage unit is configured to store the physical storage address and the value to be written (such as the target write value) in all write operations; the second storage unit is configured to store the physical storage address and the actual value in all read operations.
  • Read value eg target read value
  • the comparing the target read value with the target write value, and determining the test result of the target storage object in the memory module according to the comparison result may include:
  • target write value and the target read value are the same, determine that the target storage object in the memory module is in a normal state; or, if the target write value and the target read value are different, determine that the target storage object in the memory module is The storage object is in an abnormal state.
  • the same storage object actually has multiple read and write processes, that is, there may be multiple write values at one physical storage address in the first storage unit, and there may be multiple write values at one physical storage address in the second storage unit. read the value.
  • the target write value refers to the write value in the last write operation for the physical storage address before the read operation corresponding to the target read value occurs.
  • the read-write test device may only include the first storage unit, and immediately after the target storage object is read, the target read value obtained by reading and the value stored in the first storage unit may be combined. The target written value is compared to obtain the test result.
  • the read-write test device is enabled only when the read-write test is required. That is to say, when the system is in a normal working state, the memory controller is directly connected to the memory module. At this time, the memory controller directly sends data instructions to the memory module for corresponding read/write operations; In the test state, the memory controller is connected to the memory module through the read-write test device. At this time, the memory controller needs to send data instructions to the read-write test device, and the read-write test device performs corresponding read/write operations on the control memory module. , and at the same time, the read-write test device will also perform other test operations.
  • the memory controller issues a data instruction. Assume that the data instruction indicates to write "1" to the storage object at address A. At this time, the read-write test device stores address A and the written value "1" in the first storage unit, and control the memory module to write "1" to the storage unit corresponding to address A.
  • the read-write test device controls the memory module to read the storage object at address A, assuming that the read value "1 ”, at this time, the read-write test device stores the address A and the read value “1” into the second storage unit.
  • the read value is compared with the written value.
  • the written value "1" is the same as the read value "1”, which means that the storage object indicated by address A is in a normal state.
  • the read value is "0" it means that the storage object indicated by the address A is in an abnormal state.
  • the method may further include:
  • the warning information is used to indicate that the target storage object in the memory module is in an abnormal state; and display the warning information on a preset display screen.
  • the preset display screen can be divided into left and right parts, one part is used to display the written values of different storage objects in the memory module in real time, and the other part is used to display the read values of different storage objects in the memory module in real time. If it is found that the target write value of a storage object is different from the target read value, the staff can be reminded through pop-up messages, highlighting, red box warnings, etc.
  • the method also includes:
  • the target read value to the memory controller if the target write value is the same as the target read value, or if the target write value is different from the target read value and a system recovery command has not been received; or, When the input value is different from the target read value and a system recovery instruction is received, data recovery processing is performed on the target storage object in the memory module.
  • the embodiment of the present disclosure also sets a system recovery mechanism.
  • the system recovery mechanism can be enabled or disabled according to user needs.
  • the target read value may be directly returned to the memory controller. If the target write value is different from the target read value, and the system recovery command sent by the user is not received, the target read value is also returned to the memory controller. If the target write value is different from the target read value, and a system recovery instruction sent by the user is received, data recovery processing is performed on the target storage object.
  • the performing data recovery processing on the target storage object in the memory module may include:
  • the corrected read value is returned to the memory controller.
  • the method may also include:
  • S201 Count the read and write times of each storage object in the memory module according to the first storage unit and the second storage unit.
  • S202 After controlling the memory controller to be in an idle state, determine the storage object to be processed according to the number of reads and writes of each storage object in the memory module.
  • S203 Perform read and write test processing on the storage object to be processed based on a preset test mode, so that the number of reads and writes of each storage object in the memory module meets a preset requirement.
  • a write value will be added to the physical storage address of the storage object in the first storage unit; data, a read value will be added to the physical storage address of the storage object in the second storage unit. Therefore, according to the amount of data stored in the first storage unit and the second storage unit, the number of reads and writes of different storage objects can be counted. Then, the storage object with less read and write times is determined as the storage object to be processed, and the read and write test is performed separately on the storage object to be processed, so that the read and write times of different storage objects are about the same.
  • the number of reads and writes may indicate the number of reads, the number of writes, the sum of the number of reads and the number of writes, or the number of reads and writes may also include the number of reads and the number of writes.
  • the preset test mode may indicate a specific process of how to determine the number of reads and writes according to the number of reads and writes of the storage object to be processed. The parameters of the preset test mode can be defined by the user.
  • a threshold (for example, 5 times, 10 times) can be set according to actual needs. If the difference in the number of reads and writes between two storage objects in the memory module does not exceed the threshold, it is considered that the number of reads and writes of different storage objects meets the preset requirements. .
  • the pressure equalization mechanism is provided by the read/write test device 30 , it has nothing to do with the memory controller. Therefore, after determining those storage objects to be processed with fewer reading and writing times, it is necessary to control the memory controller 31 to enter the idle state, and to hand over the control right of the memory module 32 to the reading and writing testing device 30, and then the reading and writing testing device 30 Use the preset test mode to perform read and write test processing on the storage object to be processed.
  • the method may further include:
  • the effective write value refers to the target write value in the latest write operation of the storage object to be processed before the memory controller is in an idle state
  • the written value in the pending storage object needs to remain unchanged, otherwise the system will crash. Therefore, before the control memory controller exits the idle state, it is necessary to rewrite the previously valid write value to the storage object to be processed.
  • a stress test is performed on the memory stick through a stress test tool (Stress APP), so as to test the stability and reliability of the memory.
  • Stress APP stress test tool
  • DQ signals data input/output channel signals
  • the Stress APP needs to redevelop the software and re-establish a new address mapping analysis relationship to correctly locate the error; on the other hand, the Stress APP also needs to consider the operation System compatibility and other issues, so the Stress APP tool needs to be continuously updated, resulting in unfriendly versatility; on the other hand, when there are too many errors, it may exceed the error correction capability of the system platform.
  • the system It has already crashed, and the Stress APP crashes accordingly, that is, the Stress APP cannot cope with many errors; on the other hand, the existing Stress APP has no good way to count and guarantee the stress results of each address in the memory.
  • the embodiment of the present disclosure develops a module that can test the pressure of different storage objects in Memory and the pressure of each storage object is equal from the hardware point of view, avoiding problems caused by Stress
  • the development cycle and verification cycle of the APP are too long, which leads to the problem that the test cannot be carried out.
  • the specific command sending sequence is generally: Memory Channel, Rank Selection&DIMM Position, Bank Selection, Row Address Selection and Column Address Selection.
  • a read-write test device capable of parsing Memory commands can be established between the Memory Controller and Memory, and the write and The read data is recorded separately, that is, the first storage unit is used to store the written value in the write operation, and the second storage unit is used to store the read value in the read operation. Then, compare the written value and the read value, and display and output the comparison result through the display screen.
  • the specific physical address of the erroneous data can be directly displayed without additional address analysis.
  • the data recovery mechanism can also be used to avoid system downtime or restart due to too much error data.
  • the embodiment of the present disclosure provides a read-write test method, which determines the physical storage address corresponding to the data command by receiving the data command sent by the memory controller; when the data command indicates a read operation, reads the target storage object in the memory module Operate, and receive the target read value sent by the memory module; wherein, the target storage object in the memory module is determined according to the physical storage address; obtain the target write value of the target storage object in the memory module in the latest write operation; The target read value is compared with the target write value, and the test result of the target storage object in the memory module is determined according to the comparison result.
  • the data instruction sent by the memory controller can directly determine the physical storage address corresponding to the data instruction, and then use the physical storage address for subsequent testing, without re-establishing address mapping relationships for different system control platforms;
  • the read-write test method It only involves the operation of the memory controller and the memory module, without interacting with the external system control platform, there will be no compatibility issues, and the flexibility and versatility of the read-write test can be improved; in addition, the read-write test method also There is an error correction mechanism, which can correct the read and write errors found in time to avoid system crashes; finally, the read and write test method also has a pressure equalization mechanism, which can ensure that the read and write pressures of different storage units are the same and improve the test accuracy.
  • FIG. 3 shows a schematic structural diagram of a read/write test device 30 provided by an embodiment of the present disclosure.
  • the read-write test device 30 may include:
  • the analysis control unit 301 is configured to receive a data instruction sent by the memory controller, determine the physical storage address corresponding to the data instruction; and when the data instruction indicates a read operation, perform a read operation on the target storage object in the memory module, and receive the memory module The sent target read value; wherein, the target storage object in the memory module is determined according to the physical storage address;
  • the comparison unit 302 is configured to obtain the target write value of the target storage object in the memory module in the latest write operation; and compare the target read value with the target write value, and determine the target storage object in the memory module according to the comparison result The object's test results.
  • the embodiment of the present disclosure provides a read-write test device 30 from the perspective of hardware, which is arranged between the memory controller and the memory module.
  • the read-write test device 30 can analyze the data instructions sent by the memory controller, In this way, the physical storage address corresponding to the data instruction is determined, and then the physical storage address is used for subsequent testing, instead of the logical storage address for subsequent testing, and there is no need to establish an address mapping relationship, which improves versatility.
  • FIG. 4 shows a schematic structural diagram of another read/write test device 30 provided by an embodiment of the present disclosure.
  • the read/write test device 30 is connected between the memory controller 31 and the memory module 32 .
  • the memory module 32 contains a plurality of storage objects, and the memory controller 31 can send different instructions to the memory module 32 through the read/write test device 30 to implement read/write operations on different storage objects.
  • the read/write test device 30 includes an analysis control unit 301 and a comparison unit 302 . Specifically, after the read-write test device 30 receives the data instruction sent by the memory controller 31, the analysis control unit 301 analyzes the data instruction to determine the physical storage address, and controls the memory module 32 to perform corresponding read and write according to the data instruction. operate.
  • the comparison unit 302 is configured to compare the target write value and the target read value of the target storage object, so as to determine the test result.
  • the physical storage address includes at least one of the following: channel address, dual in-line memory module slot address, memory Rank address, memory Bank address, row address and column address.
  • the parsing control unit 301 is also configured to determine the target write value according to the data instruction when the data instruction indicates a write operation; perform a write operation on the target storage object in the memory module to Writes the target write value to the target storage object in the memory module.
  • the analysis control unit 301 will perform a write operation on the target storage object in the memory module 32 according to the physical storage address , and store the physical storage address and the target write value; if the data instruction indicates a read operation, the parsing control unit 301 will read the target storage object in the memory module 32 according to the physical storage address to obtain the target object returned by the memory module 32 read the value, and store the physical storage address and the target read value; then, the comparison unit 302 compares the target write value and the target read value to determine the test result of the target storage object.
  • the read/write test device 30 may set a separate storage space to store the physical storage address/write value or the physical storage address/read value.
  • the read/write test device 30 may further include a first storage unit 303 and a second storage unit 304 .
  • the resolution control unit 301 is also configured to store the physical storage address and the target write value in the first storage unit 303 after determining the target write value; after determining the target read value, store the physical storage address It is correspondingly stored in the second storage unit 304 with the target read value.
  • the first storage unit 303 is configured to store the write value of each storage object in the memory module 32 ;
  • the second storage unit 304 is configured to store the read value of each storage object in the memory module 32 .
  • the comparison unit 302 is specifically configured to acquire the target write value corresponding to the physical storage address from the first storage unit 303; and acquire the target read value corresponding to the physical storage address from the second storage unit 304 ; and when the target write value and the target read value are the same, determine that the target storage object in the memory module 32 is in a normal state; or, when the target write value and the target read value are different, determine that the memory module The target storage object in 32 is in an abnormal state.
  • the read/write test device 30 further includes an output unit 305;
  • the output unit 305 is configured to generate warning information when the target write value and the target read value are different, and display the warning information on a preset display screen.
  • the alarm information is used to indicate that the target storage object in the memory module 32 is in an abnormal state, so as to remind the staff to handle it.
  • the preset display screen can also be divided into left and right parts to display the written value and read value corresponding to different storage objects in real time.
  • the read/write test device 30 In order to complete the logical closed-loop of the memory controller, if the memory controller 31 issues a data command indicating a read operation, the read/write test device 30 needs to reply the read value to the memory controller 31 . However, if more data errors occur, the memory controller 31 may crash. In order to solve this problem, in some implementations, the read/write test device 30 also has a system recovery mechanism. Specifically, the parsing control unit 301 is further configured to send the memory controller 31 Return the target read value; or, in the case that the target write value is different from the target read value and a system recovery instruction is received, perform data recovery processing on the target storage object in the memory module 32 .
  • system recovery mechanism can be enabled or disabled according to user needs. Therefore, only after a data error occurs (the target write value is different from the target read value) and the system recovery instruction is received, the data on the target storage object will be restored. resume processing; otherwise, return the obtained target read value to the memory controller 31 .
  • the system recovery mechanism can also be designed to be always enabled, that is, as long as a data error occurs, data recovery processing will be performed on the target storage object.
  • a data recovery button may be set in the read-write test device 30 , and if the user presses the data recovery button, it is determined that a system recovery command is received.
  • the parsing control unit 301 is also configured to perform a rewrite operation on the target storage object in the memory module 32, so as to write the target write value into the target storage object in the memory module 32;
  • the target storage object in 32 performs a re-read operation, and receives the corrected read value sent by the memory module 32; when the corrected read value is identical to the target write value, the corrected read value is returned to the memory controller 31 .
  • the read/write test device 30 may further include a test mode unit 306 . specifically,
  • a test mode unit 306 configured to provide a preset test mode
  • the comparison unit 302 is further configured to count the number of reads and writes of each storage object in the memory module 32 according to the first storage unit and the second storage unit;
  • the analysis control unit 301 is also configured to determine the storage object to be processed according to the number of reads and writes of each storage object in the memory module 32 after controlling the memory controller 31 to be in an idle state; read the storage object to be processed based on a preset test mode Write test processing, so that the number of reads and writes of each storage object in the memory module 32 meets the preset requirement.
  • the number of times of reading and writing of different storage objects can be counted, and then the reading and writing test processing can be performed on storage objects with fewer times of reading and writing. In this way, the number of reads and writes of different storage objects is controlled to meet the preset requirements.
  • the preset test mode specifies the specific method of read and write test processing, such as the default write value, the sequence of write operation and read operation, etc.
  • the preset test mode can be modified according to the needs of users.
  • the read-write test device 30 also includes a power management unit 307 configured to supply power to the read-write test device. In this way, since the read/write test device 30 has an independent power solution, it can still play a controlling role after the memory controller 31 enters the idle state.
  • the reading and writing test device 30 also needs to return the control right to the memory controller 31, that is, the memory controller 31 exits the idle state.
  • the value in the storage object to be processed must be consistent before the memory controller 31 enters the idle state and after exiting the idle state, otherwise the memory controller 31 will crash.
  • the parsing control unit 31 is further configured to obtain the effective write data corresponding to the storage object to be processed from the first storage unit 303 after performing read and write test processing on the storage object to be processed based on the preset test mode. value; perform write processing on the storage object to be processed, so as to write a valid write value into the storage object to be processed; and control the memory controller 31 to exit the idle state.
  • the effective write value refers to the target write value in the last write operation of the storage object to be processed before the memory controller 31 is in an idle state.
  • the output unit 305 is also configured to display the read/write times of each storage object in the memory module 32 on the preset display screen 33 .
  • the read-write test device 30 at first, form a data path with the memory controller 31, thereby receiving and analyzing the data instructions sent by the memory controller 31; then, form a data path with the memory module 32, so that the target The storage object performs a read operation/write operation; finally, a data path is formed with the memory controller 32 to return the operation result of the data instruction.
  • the read/write test device 30 needs to form a data path with the memory controller 31 and the memory module 32 in sequence.
  • the read-write test device 30 also includes a data selector;
  • the parsing control unit 301 is further configured to send a first selection instruction to the data selector; or, send a second selection instruction to the data selector;
  • the data selector is used to control the parsing control unit and the memory controller to be in a connected state after receiving the first selection instruction; or, to control the parsing control unit and the memory module to be in a connected state after receiving the second selection instruction.
  • the time for the DRAM to keep data stable is limited, so the DRAM needs to be constantly refreshed to keep the data stable.
  • the data retention time (Retention) of the entire storage unit (Cell) in DRAM is not enough, or the Retention of some cells is not enough, important data will be lost, such as data bits (Data Bits) change from 1 to 0, Or change from 0 to 1.
  • Data Bits data bits
  • the read/write test of DRAM is an important performance test, but there are various problems in the existing read/write test devices.
  • the embodiment of the present disclosure provides a read-write test device 30, which can be integrated into a motherboard (Motherboard) of a terminal device, or be used as an independent module.
  • the read-write test device 30 has a completely independent operating system, and it has an independent power supply system at the same time. There are four main functions:
  • An embodiment of the present disclosure provides a read-write test device, including an analysis control unit configured to receive a data instruction sent by a memory controller, and determine a physical storage address corresponding to the data instruction; and when the data instruction indicates a read operation , performing a read operation on the target storage object in the memory module, and receiving the target read value sent by the memory module; wherein, the target storage object in the memory module is determined according to the physical storage address; the comparison unit, It is configured to obtain the target write value of the target storage object in the memory module in the latest write operation; and compare the target read value with the target write value, and determine the memory module according to the comparison result
  • the target in stores the test results for the object.
  • the data instruction sent by the memory controller can directly determine the physical storage address corresponding to the data instruction, and then use the physical storage address for subsequent testing, without re-establishing address mapping relationships for different system control platforms; in addition, the read-write test method It only involves the operation of the memory controller and the memory module, does not need to interact with the external system control platform, does not have compatibility problems, and can improve the flexibility and versatility of the read-write test.
  • FIG. 5 shows a schematic structural diagram of another read/write test device 30 provided by an embodiment of the present disclosure.
  • the application scenario includes a memory controller (Memory Controller) 31, a read-write test device 30 and at least one memory module (DIMM or Memory Down) 32.
  • a memory controller Memory Controller
  • DIMM Memory Down
  • the read/write test device 30 is arranged between the memory controller 31 and the memory module 32 .
  • Read-write test device 30 is a completely independent control system, including controller (Controller), power supply and power management unit (equivalent to power management unit 307 in Fig. 4), data recovery button, display screen, storage unit, test mode unit (or called Pattern unit), calculation/comparison unit and output unit (not shown) and so on.
  • controller Controller
  • power supply and power management unit equivalent to power management unit 307 in Fig. 4
  • data recovery button display screen
  • storage unit test mode unit (or called Pattern unit), calculation/comparison unit and output unit (not shown) and so on.
  • the principle of the controller can be FPGA or customized CPU
  • the storage unit can include writing data storage unit 1 (equivalent to the first storage unit 303 in FIG. 4 ), reading data storage unit 2 (equivalent to the first storage unit 303 in FIG. 4 ).
  • second storage unit 304 can include writing data storage unit 1 (equivalent to the first storage unit 303 in
  • the structure of the read-write test device 30 in Fig. 5 refers to some module physical structures, rather than the functional structure in the strict sense, for example, the part of the controller in Fig. Analysis control unit 301, the controller among Fig. 5 and calculation/comparison unit are functionally equivalent to comparison unit 302 among Fig. 4, controller among Fig. 5 and some devices (not shown in Fig. 5) that can carry out data output output) are functionally equivalent to the output unit 305 in FIG. 4 .
  • a read-write test device 30 can be separately set up, which is used to locate the data error address in the memory module 32 and to correct it. wrong.
  • a controller can be set separately for each Channel (such as controller 0 and controller N in Figure 5), while sharing other parts.
  • the embodiments of the present disclosure relate to various electronic products.
  • Memory such as DRAM, LR/RDIMM, UDIMM, SODIMM, etc.
  • Integrity affects the operation of the entire system, especially in server applications, the data integrity of memory is particularly important.
  • the read-write test device 30 provided by the embodiment of the present disclosure can quickly and accurately locate the wrong data address when the memory (such as normal read-write or stress test) has erroneous data, thereby effectively improving the stability and reliability of the memory.
  • the read-write test device 30 can also count the actual size of the Stress pressure of the storage object in each Rank/Bank in the Memory, and according to the Stress pressure size of the statistics, the pressure is small
  • the address of each address is subjected to a separate Stress test according to a specific Pattern, so as to ensure that the Stress of each address is equal or similar; in addition, when multiple data errors occur, the wrong data can be corrected, and it is also very important for the stable operation of the operating system. big help.
  • the read/write test device 30 can be realized by two different hardware structures, which are respectively called Module1 and Module2.
  • both Module1 and Module2 are essentially read-write test devices 30, which can play the same function.
  • the main difference between the two is: (1) Module1 is more complicated than the hardware of Module2 , the cost is also higher, and it will take a certain amount of time, but the software is slightly simpler; (2) Module2 has more complicated software, but the hardware cost is lower.
  • both the controllers in Module1 and Module2 have the function of parsing data instructions (or called Command commands) of the memory controller 31 .
  • Module1 includes a controller, a data recovery button, a high-speed data selector (High Speed Mux), a power supply and power management unit, a first storage unit (or called a write data storage unit 1), a second storage unit unit (or called read data storage unit 2), test mode unit.
  • a comparison unit, an output unit and an analysis control unit are integrated in the controller.
  • the parsing control unit is mainly configured to parse Command commands and control the high-speed data selector.
  • the controller can be realized by, for example, FPGA or ASIC.
  • the data path between the high-speed data selector and the memory controller 31 is called A
  • the data path between the high-speed data selector and the controller is called B
  • the data between the high-speed data selector and the memory module The pathway is called C.
  • the high-speed data selector when writing data, the high-speed data selector first controls AB to be turned on, so that the memory controller 31 sends data instructions to the controller (generally including CMD signal/CA signal/CTL signal/DQ signal/ DQS signal); the high-speed data selector controls the BC conduction again, so that the controller sends a control signal (generally a Control Signals signal) to the memory module 32 to control the memory module 32 to write data; otherwise, when reading data , the high-speed data selector first controls CB to be turned on, so that the controller controls the memory module 32 to read data; the high-speed data selector then controls AB to be turned on, so that the controller returns the read result to the memory controller 31 .
  • the high-speed data selector first controls CB to be turned on, so that the controller controls the memory module 32 to read data
  • the high-speed data selector then controls AB to be turned on, so that the controller returns the read result to the memory controller 31 .
  • Module1 has an independent power supply and power management unit, and can switch the data paths of the memory controller 31 , the read-write test device 30 and the memory module 32 through a high-speed data selector.
  • the read/write test device 30 can collect data commands and other information between the memory controller 31 and the memory module 32, and save these information at the same time. Then, by comparing the written and read information before and after, the comparison result is displayed on the display screen by means of the data comparison output unit, for example, the address of the wrong data can be displayed.
  • the read-write test device 30 counts the read-write times (ie, the pressure) of each address, so as to conduct individual tests more specifically.
  • each DIMM has a Raw Card definition in JEDEC.
  • the Raw Card type information can be obtained by reading the SPD information on the DIMM. If the test result indicates that there is error data, it can be based on the Raw Card information and The address of the data error is used to locate the position of the particle on the DIMM where the data error occurs (that is, to locate the storage object where the error occurs), and the error location information can be displayed on the display.
  • the controller in Module1 can analyze the Command command between the memory controller 31 and the memory module 32 , and record the read command and write command separately according to the Command command of the memory controller 31 .
  • the high-speed data selector switches to the BC channel, the controller reads the data, and reads the data according to Channel, DIMM Slot, Rank, Banks, Row, and Column Store in the second storage unit; then, compare the read data with the data in the first storage unit (comparison of the same Channel, DIMM Slot, Rank, Banks, Row, Column). If no error occurs, the controller switches the high-speed data selector from the CB channel to the BA channel. If one or more abnormalities are found in the data, the error information can be displayed on the display screen, and the corresponding Channel, DIMM Slot, Rank will be displayed at the same time. , Banks, Row, Column and other information.
  • the read operation is aimed at multiple storage objects
  • the read operation is continued according to the read command, if there is a new error after comparing the subsequent read data with the previously written data, it will also be displayed on the display screen. Error information, and display the corresponding Channel, DIMM Slot, Rank, Banks, Row, Column and other information at the same time.
  • the comparison unit Utilize the comparison unit to carry out statistics on the data in the first storage unit and the second storage unit, determine the number of reads and writes of each address according to the result of the comparison unit, and obtain the statistical result of the Stress size of different addresses. According to the statistical results, a specific stress test is performed on addresses with low stress.
  • the method is as follows: first, the memory controller 31 is made to enter the Idle mode. At this time, the memory controller 31 does not operate the DRAM. Since the Module1 has a separate power supply and power management unit, the Module1 can work normally and can operate the memory module 32; Then, according to the previous Stress test results of different addresses in the memory, Module1 performs a separate stress test on addresses with less stress according to the preset test mode.
  • the preset test mode can be provided by the test mode unit, so that the Stress of each address can be guaranteed.
  • the pressures are equal or approximately equal; finally, when the stress testing module exits the operation on the DRAM, the stress testing module writes the data previously written into the first storage unit into the DRAM.
  • Module2 includes a controller, a data recovery button, a power supply and power management unit, a display screen, a first storage unit, a second storage unit, and a test mode unit; at the same time, a comparison unit and an output unit are integrated in the controller and analytical control unit.
  • the parsing control unit is mainly configured to parse Command commands and play a control role.
  • Module2 acts as the analysis function of the data information between the memory controller 31 and the memory module 32 and the resolution of the Memory control command; according to the Command command information of the memory controller 31, write and The read data is recorded separately, and recorded according to Channel, DIMM Slot, Rank, Banks, Row, Column and other information;
  • the error information will also be displayed on the display screen, and the corresponding Channel, DIMM Slot, Rank, Banks, Row, Column and other information will be displayed at the same time.
  • a specific Pattern stress test is performed on addresses with low stress.
  • the method is as follows: first, make the memory controller 31 enter the Idle mode, at this time, the memory controller 31 does not operate the DRAM, and because the power supply and power management unit of Module2 are independent, Module2 can work normally and can operate the memory module 32 Operation, according to the previous Stress test results on different addresses in the memory, Module2 performs a separate stress test on addresses with low Stress pressure according to the preset test mode.
  • the default test mode can be to select one or more of the Pattern units in the stress test module, so as to ensure that the Stress pressure of each address is equal or approximately equal.
  • DQ/DQS are signals related to data
  • CMD/CA/CTL are signals related to commands, addresses and control.
  • the embodiment of the present disclosure aims to protect a mechanism module function and similar functions that can test the pressure of Memory Stress and ensure that the pressure is equal to each other.
  • the embodiment of the present disclosure provides a read-write test device 30, which has the following functions: On the one hand, the read-write test device 30 can detect whether there is any error data when the memory module is subjected to a Stress test, and the display screen can Visually see the physical address information where the error data occurs; on the other hand, the read-write test device 30 can count the Stress pressure size of each address, and select a specific test mode for the address with a small Stress pressure to carry out a stress test, thereby ensuring that each address The Stress size is the same or similar; on the other hand, when the memory is stress tested, the read-write test device 30 records the address according to the hardware physical method, without considering the compatibility of the Stress APP system, and will not occur when a data error occurs.
  • the embodiment of the present disclosure provides a read-write test method.
  • the data command sent by the memory controller can directly determine the corresponding The physical storage address, and then use the physical storage address to carry out subsequent tests, without re-establishing the address mapping relationship for different system control platforms;
  • this read and write test method only involves the operation of the memory controller and memory modules, and does not need to communicate with external
  • the system control platform interacts without compatibility problems, which can improve the flexibility and versatility of the read-write test;
  • the read-write test method also has an error correction mechanism, which can correct the read-write errors found in time. Avoid system crashes; finally, the read-write test method also has a pressure equalization mechanism, which can ensure that the read-write pressure of different storage units is the same and improve test accuracy.
  • FIG. 8 shows a schematic composition diagram of an electronic device 40 provided by an embodiment of the present disclosure.
  • the electronic device 40 at least includes the read/write test device 30 of any one of the foregoing embodiments.
  • the data command sent by the memory controller can directly determine the physical storage address corresponding to the data command, and then use the physical storage address to perform subsequent tests without the need for different system control
  • the platform re-establishes the address mapping relationship; secondly, the read-write test method only involves the operation of the memory controller and the memory module, and does not need to interact with the external system control platform, there will be no compatibility problems, and the read-write test can be improved.
  • the read-write test method also has an error correction mechanism, which can correct the read-write errors found in time to avoid system crashes; finally, the read-write test method also has a pressure equalization mechanism, which can ensure The reading and writing pressure of different storage units is the same, which improves the test accuracy.
  • a "unit" may be a part of a circuit, a part of a processor, a part of a program or software, etc., of course it may also be a module, and it may also be non-modular.
  • each component in this embodiment may be integrated into one processing unit, each unit may exist separately physically, or two or more units may be integrated into one unit.
  • the above-mentioned integrated units can be implemented in the form of hardware or in the form of software function modules.
  • the integrated unit is implemented in the form of a software function module and is not sold or used as an independent product, it can be stored in a computer-readable storage medium.
  • the technical solution of this embodiment is essentially or The part contributed by the prior art or the whole or part of the technical solution can be embodied in the form of software products, the computer software products are stored in a storage medium, and include several instructions to make a computer device (which can be a personal A computer, a server, or a network device, etc.) or a Processor (processor) executes all or part of the steps of the method of this embodiment.
  • the aforementioned storage medium includes: U disk, mobile hard disk, read only memory (Read Only Memory, ROM), random access memory (Random Access Memory, RAM), magnetic disk or optical disk and other various media that can store program codes.
  • this embodiment provides a computer storage medium, the computer storage medium stores a computer program, and when the computer program is executed by multiple processors, the steps of any one of the methods in the preceding embodiments are implemented.
  • Embodiments of the present disclosure provide a read-write test method and device, a computer storage medium, and electronic equipment, which receive a data instruction sent by a memory controller and determine the physical storage address corresponding to the data instruction; when the data instruction indicates a read operation, the memory The target storage object in the module performs read operation, and receives the target read value sent by the memory module; wherein, the target storage object in the memory module is determined according to the physical storage address; The target write value in the operation; the target read value is compared with the target write value, and the test result of the target storage object in the memory module is determined according to the comparison result.
  • the data instruction sent by the memory controller can directly determine the physical storage address of the storage object, and then use the physical storage address for subsequent tests, without re-establishing address mapping relationships for different system control platforms; in addition, this read-write test method only It involves the operation of the memory controller and the memory module, without interaction with the external operating system, there will be no compatibility issues, and the flexibility and versatility of the read-write test can be improved.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

Des modes de réalisation de la présente demande concernent un procédé et un appareil de test de lecture et d'écriture, un support de stockage informatique, et un dispositif électronique. Le procédé comprend les étapes suivantes : réception d'une instruction de données envoyée par un contrôleur de mémoire, et détermination d'une adresse de stockage physique correspondant à l'instruction de données ; lorsque l'instruction de données indique une opération de lecture, réalisation d'une opération de lecture sur un objet de stockage cible dans un module de mémoire, et réception d'une valeur de lecture cible envoyée par le module de mémoire ; obtention d'une valeur d'écriture cible de l'objet de stockage cible dans le module de mémoire dans la dernière opération d'écriture ; et comparaison de la valeur de lecture cible avec la valeur d'écriture cible, et détermination d'un résultat de test de l'objet de stockage cible dans le module de mémoire selon le résultat de comparaison.
PCT/CN2021/131873 2021-09-08 2021-11-19 Procédé et appareil de test de lecture et d'écriture, support de stockage informatique, et dispositif électronique WO2023035413A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111050167.5 2021-09-08
CN202111050167.5A CN115774635A (zh) 2021-09-08 2021-09-08 一种读写测试方法及装置、计算机存储介质和电子设备

Publications (1)

Publication Number Publication Date
WO2023035413A1 true WO2023035413A1 (fr) 2023-03-16

Family

ID=85388104

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/131873 WO2023035413A1 (fr) 2021-09-08 2021-11-19 Procédé et appareil de test de lecture et d'écriture, support de stockage informatique, et dispositif électronique

Country Status (2)

Country Link
CN (1) CN115774635A (fr)
WO (1) WO2023035413A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117093431A (zh) * 2023-10-11 2023-11-21 飞腾信息技术有限公司 一种测试方法、装置、计算设备及存储介质
CN117407182A (zh) * 2023-12-14 2024-01-16 沐曦集成电路(南京)有限公司 一种基于Poll指令的进程同步方法、系统、设备及介质

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116841850A (zh) * 2023-07-18 2023-10-03 北京云宽志业网络技术有限公司 测试方法、装置、电子设备及存储介质

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060085710A1 (en) * 2004-09-30 2006-04-20 Michael Spica Testing memories
CN109901956A (zh) * 2017-12-08 2019-06-18 英业达科技有限公司 内存整体测试的系统及其方法
CN112331256A (zh) * 2020-11-13 2021-02-05 深圳佰维存储科技股份有限公司 Dram测试方法、装置、可读存储介质及电子设备
CN112992251A (zh) * 2021-04-09 2021-06-18 长鑫存储技术有限公司 存储器地址测试电路、方法、存储器与电子设备
CN112992252A (zh) * 2019-12-18 2021-06-18 迈普通信技术股份有限公司 读写可靠性检测方法、装置、电子设备及可读存储介质

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060085710A1 (en) * 2004-09-30 2006-04-20 Michael Spica Testing memories
CN109901956A (zh) * 2017-12-08 2019-06-18 英业达科技有限公司 内存整体测试的系统及其方法
CN112992252A (zh) * 2019-12-18 2021-06-18 迈普通信技术股份有限公司 读写可靠性检测方法、装置、电子设备及可读存储介质
CN112331256A (zh) * 2020-11-13 2021-02-05 深圳佰维存储科技股份有限公司 Dram测试方法、装置、可读存储介质及电子设备
CN112992251A (zh) * 2021-04-09 2021-06-18 长鑫存储技术有限公司 存储器地址测试电路、方法、存储器与电子设备

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117093431A (zh) * 2023-10-11 2023-11-21 飞腾信息技术有限公司 一种测试方法、装置、计算设备及存储介质
CN117407182A (zh) * 2023-12-14 2024-01-16 沐曦集成电路(南京)有限公司 一种基于Poll指令的进程同步方法、系统、设备及介质
CN117407182B (zh) * 2023-12-14 2024-03-12 沐曦集成电路(南京)有限公司 一种基于Poll指令的进程同步方法、系统、设备及介质

Also Published As

Publication number Publication date
CN115774635A (zh) 2023-03-10

Similar Documents

Publication Publication Date Title
WO2023035413A1 (fr) Procédé et appareil de test de lecture et d'écriture, support de stockage informatique, et dispositif électronique
CN108320764B (zh) 半导体设备、存储器模块及其操作方法
US9761298B2 (en) Method, apparatus and system for responding to a row hammer event
US7143236B2 (en) Persistent volatile memory fault tracking using entries in the non-volatile memory of a fault storage unit
US8020053B2 (en) On-line memory testing
US10754724B2 (en) Memory device for detecting a defective memory chip
CN101369240A (zh) 用于在信息处理系统中管理存储错误的系统和方法
US11978503B2 (en) Method and apparatus for determining signal margin of memory cell and storage medium
US20210271541A1 (en) Data processing system and operating method thereof
US20150212742A1 (en) Memory control device, information processing apparatus, memory control method, and, storage medium storing memory control program
US20220050603A1 (en) Page offlining based on fault-aware prediction of imminent memory error
CN115223649A (zh) 信息检测方法及装置、电子设备
US20240013851A1 (en) Data line (dq) sparing with adaptive error correction coding (ecc) mode switching
US10922023B2 (en) Method for accessing code SRAM and electronic device
US11036399B2 (en) Memory system and operating method of the memory system
KR20210103069A (ko) 메모리 테스트 장치 및 이의 동작 방법
WO2023108319A1 (fr) Atténuation dans le système d'erreurs non corrigibles sur la base de facteurs de confiance, sur la base d'une analyse sensible aux défaillances
US11656929B2 (en) Memory module and operating method
EP4312219A2 (fr) Système de mémoire, son procédé de fonctionnement et contrôleur de dispositif de mémoire
US11798617B2 (en) Method and apparatus for determining sense boundary of sense amplifier, medium, and device
US20220350715A1 (en) Runtime sparing for uncorrectable errors based on fault-aware analysis
EP4156192A1 (fr) Mise hors ligne de pages basée sur la prédiction d'erreur de mémoire imminente en fonction des défauts
US10255986B2 (en) Assessing in-field reliability of computer memories
US10235862B2 (en) Electronic apparatus and test method
KR20210124718A (ko) 불량 워드라인을 스스로 검출하고 리페어할 수 있는 메모리 장치 및 이를 포함하는 메모리 시스템

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21956584

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE