WO2023020454A1 - Semiconductor chamber and semiconductor process device - Google Patents

Semiconductor chamber and semiconductor process device Download PDF

Info

Publication number
WO2023020454A1
WO2023020454A1 PCT/CN2022/112665 CN2022112665W WO2023020454A1 WO 2023020454 A1 WO2023020454 A1 WO 2023020454A1 CN 2022112665 W CN2022112665 W CN 2022112665W WO 2023020454 A1 WO2023020454 A1 WO 2023020454A1
Authority
WO
WIPO (PCT)
Prior art keywords
chamber
semiconductor
isolation valve
pipeline
wafer
Prior art date
Application number
PCT/CN2022/112665
Other languages
French (fr)
Chinese (zh)
Inventor
胡云龙
Original Assignee
北京北方华创微电子装备有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北京北方华创微电子装备有限公司 filed Critical 北京北方华创微电子装备有限公司
Publication of WO2023020454A1 publication Critical patent/WO2023020454A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the invention relates to the technical field of semiconductor chip manufacturing, in particular to a semiconductor chamber and semiconductor process equipment.
  • semiconductor process equipment is provided with process chambers such as a heating chamber, a cooling chamber, and a CVD (Chemical Vapor Deposition, chemical vapor deposition) chamber.
  • process chambers such as a heating chamber, a cooling chamber, and a CVD (Chemical Vapor Deposition, chemical vapor deposition) chamber.
  • CVD Chemical Vapor Deposition, chemical vapor deposition
  • the wafer In the process of wafer processing by semiconductor process equipment, after the wafer is processed in the CVD chamber, it needs to be transferred to the heating chamber for heat treatment. After the heating is completed, it is transferred to the cooling chamber for cooling, so as to perform an annealing process on the wafer. However, when there is no wafer being processed in the heating chamber or the cooling chamber, the wafer can be transferred into the heating chamber or the cooling chamber. When wafers are being processed in the heating chamber or cooling chamber, the wafers in the previous process need to wait for the wafers in the process chamber of the next process to be processed before they can be transported, which will cause the entire processing time of the wafers to be lengthened , significantly affecting the production capacity of semiconductor process equipment.
  • the invention discloses a semiconductor chamber and semiconductor process equipment to solve the problem of insufficient production capacity of the semiconductor process equipment.
  • the present invention adopts the following technical solutions:
  • a semiconductor chamber comprising:
  • the first chamber body and the isolation valve the isolation valve is arranged in the first chamber body, the isolation valve separates the inner cavity of the first chamber body to form at least two process chambers, the first The chamber body is provided with a wafer transfer port, and the wafer transfer port communicates with one of the at least two process chambers;
  • a temperature control component each of the process chambers is provided with the temperature control component, and the temperature control effects of the two temperature control components in two adjacent process chambers are different;
  • the first bearing part and the second bearing part, the first bearing part and the second bearing part are located in two adjacent process chambers respectively, and all the process chambers between the two adjacent process chambers When the isolation valve is opened, the first carrying part can move into the process chamber where the second carrying part is located, and can place the wafer between the first carrying part and the second carrying part. Reprinted between departments.
  • a semiconductor process equipment comprising a first process chamber and a second process chamber
  • the first process chamber is the above-mentioned semiconductor chamber
  • the number of the first process chamber and the second process chamber All are multiple
  • the multiple first process chambers and the multiple second process chambers are distributed at intervals
  • the wafers in each of the first process chambers can be transferred to the idle second process chambers indoor.
  • the inner cavity of the first chamber body is separated into at least two process chambers through an isolation valve, each process chamber is provided with a temperature control component, and the control chambers in the two adjacent process chambers
  • the temperature control effects of the temperature components are different, that is to say, a semiconductor chamber can be compatible with at least two process chambers with different temperature control effects, such as heating or cooling respectively. That is, a semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment increases the number of process chambers for different processes without changing the total number of process chambers, thereby improving the semiconductor process equipment. production capacity.
  • FIG. 1 is a schematic structural diagram of semiconductor process equipment
  • FIG. 2 is a schematic structural diagram of a semiconductor chamber disclosed in an embodiment of the present invention.
  • FIG. 3 is a top view of a semiconductor chamber disclosed in an embodiment of the present invention.
  • FIG. 4 is a schematic structural diagram of the semiconductor chamber disclosed by an embodiment of the present invention when the telescopic portion of the second bearing portion shrinks;
  • FIG. 5 is a schematic structural view of the second carrying portion of the semiconductor chamber disclosed by an embodiment of the present invention when the telescopic portion is extended.
  • semiconductor process equipment includes a plurality of process chambers (including, for example, a CVD chamber, a heating chamber, and a cooling chamber) and a transfer chamber.
  • process chambers including, for example, a CVD chamber, a heating chamber, and a cooling chamber
  • transfer chamber As shown in Figure 1, there are 6 process chambers surrounding the transfer chamber, namely chamber No. 1 to chamber No. 6.
  • chamber No. 1 is a heating chamber
  • chamber No. 2 is a cooling chamber.
  • Chambers, chambers 3 to 6 are all CVD chambers.
  • the wafers processed in chambers 3 to 6 need to be transferred to chamber 1 for heating, and then transferred to chamber 2 for cooling, so as to perform an annealing process on the wafers to improve the performance of the wafers.
  • the number of process chambers that can communicate with the transfer chamber in the semiconductor process equipment has been determined.
  • the number of process chambers will inevitably reduce the number of one or more process chambers.
  • the number of CVD chambers will decrease. Therefore, this increase of one or more
  • the number of process chambers that can communicate with the transmission chamber in the semiconductor process equipment has been determined, so when the total number of process chambers remains unchanged, increasing the number of one or several process chambers will inevitably increase the number of process chambers. The number of other one or several process chambers is reduced. Therefore, the problem of insufficient production capacity of semiconductor process equipment cannot be solved by increasing the number of one or several process chambers.
  • an embodiment of the present invention discloses a semiconductor chamber.
  • the disclosed semiconductor chamber includes a first chamber body 110 , an isolation valve 200 , a temperature control component 300 , a first The bearing part 410 and the second bearing part 420 .
  • the isolation valve 200 is disposed in the first chamber body 110 , and the isolation valve 200 separates the inner cavity of the first chamber body 110 to form at least two process chambers 111 . Specifically, at least two process chambers 111 are distributed at intervals along the height direction of the first chamber body 110 .
  • the first chamber body 110 is provided with a wafer transfer port, and the wafer transfer port communicates with one process chamber 111 of the at least two process chambers 111 .
  • the material of the isolation valve 200 is preferably selected with poor thermal conductivity, for example, a smooth stainless steel valve can be selected.
  • Each process chamber 111 is provided with a temperature control assembly 300 , and the temperature control effects of the two temperature control assemblies 300 in two adjacent process chambers 111 are different.
  • Such a design can realize that a single semiconductor chamber can be compatible with at least two process chambers 111 with different temperatures.
  • the temperature control component 300 in one of the process chambers 111 can realize the heating function, and the temperature control component 300 in the other process chamber 111 can realize the cooling function, that is to say, the One of the two adjacent process chambers 111 may be a heating chamber, and the other may be a cooling chamber.
  • the embodiment of the present invention is not limited thereto.
  • two adjacent process chambers 111 can also be heating chambers, but the heating effects of the two are different to meet different process requirements;
  • the two adjacent process chambers 111 can also be cooling chambers, but the cooling effects of the two are different to meet different process requirements.
  • the first bearing part 410 and the second bearing part 420 are respectively located in two adjacent process chambers 111, and when the isolation valve 200 between the two adjacent process chambers 111 is opened, the first bearing part 410 can move to the process chamber 111 where the second carrier 420 is located, and transfer the wafer 700 between the first carrier 410 and the second carrier 420 .
  • the temperature control assembly 300 in one of the process chambers 111 can be a heater, and the temperature control assembly 300 in the other process chamber 111 can be a cooler, so that Realize cooling and heating functions.
  • the process chamber 111 where the first bearing part 410 is located may be a heating chamber, and the chamber where the second bearing part 420 is located may be a cooling chamber.
  • the wafer 700 is first transferred to the first carrier part 410, and after heating in the process chamber 111 where the first carrier part 410 is located, the isolation valve 200 is opened, and the first carrier part 410 transfers the wafer 700 to the second carrier part 410.
  • the first carrier part 410 returns to the process chamber 111 where it is located, and the isolation valve 200 is closed, and the wafer 700 is placed on the second carrier part 420 Cooling is carried out in the process chamber 111 where it is located. After the cooling is completed, the isolation valve 200 is opened, and the first carrier 410 moves again into the process chamber 111 where the second carrier 420 is located, and the second carrier 420 transfers the wafer 700 to the first carrier 410, and the first carrier 410 The wafer 700 is carried to the process chamber 111 where it is located, and then the wafer 700 is transported out of the semiconductor chamber, thereby completing the annealing process of the wafer 700 .
  • the wafer 700 can also be directly transported out of the semiconductor chamber in the cooling chamber, which is not limited herein.
  • one semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment increases the number of process chambers 111 for different processes without changing the total number of process chambers, and can Increased capacity of semiconductor process equipment.
  • the semiconductor chamber disclosed in the present application can replace the No. 1 chamber and the No. 2 chamber in the related art, and the replaced No. 1 chamber and No. 2 chamber can both complete the heating and cooling processes. Therefore, when the No. 1 chamber When processing, the wafer 700 in No. 3 to No. 6 chambers can be transferred to No. 2 chamber without waiting for No. 1 chamber to be free, so without increasing the total number of process chambers of the semiconductor process equipment, it increases The number of process chambers 111 can increase the productivity of semiconductor process equipment.
  • chamber No. 1 and chamber No. 2 in the related art also need to use manipulators for transport, while the semiconductor chamber in this application does not need to Robot transfer, thus simplifying the structure of semiconductor process equipment, while shortening the scheduling time and transfer time during the transfer process.
  • the semiconductor chamber disclosed in the present application may also include at least two first gas extraction pipelines 510, and one end of each first gas extraction pipeline 510 may be in one-to-one correspondence with each process chamber 111
  • the other end of each first pumping pipeline 510 is used to communicate with the vacuum controller.
  • the first pumping pipeline 510 can be provided with a first valve 511, and the first valve 511 controls the connection or disconnection between the vacuum pump and the process chamber 111. open.
  • the first valve 511 can be opened, and the first pumping pipeline 510 is connected with the process chamber 111, so that the corresponding process chamber 111 is evacuated, so that the corresponding process chamber 111 is Vacuum state.
  • the semiconductor chamber is in a vacuum state during the transfer of the wafer 700, so it can be connected to the vacuum controller through the first pumping pipeline 510 and the first valve 511, so as to facilitate the vacuuming process of the process chamber 111.
  • each process chamber 111 corresponds to a first pumping pipeline 510, and the first pumping pipeline 510 is correspondingly provided with a first valve 511, so opening the first valve 511 corresponding to each process chamber 111 can The corresponding process chamber 111 is evacuated.
  • the semiconductor chamber may include a vacuum controller, of course, the vacuum controller may also be included in the semiconductor process equipment for vacuuming the entire semiconductor process equipment.
  • the semiconductor chamber disclosed in the present application may further include at least two process gas pipelines 610 , one end of each process gas pipeline 610 may communicate with each process chamber 111 one by one, and the other end of each process gas pipeline 610 is used to communicate with a process gas source.
  • the process gas pipeline 610 may be provided with a pipeline valve 620 , and the pipeline valve 620 controls the connection or disconnection of the process gas source with the corresponding process chamber 111 .
  • the corresponding pipeline valve 620 can be opened first to ventilate the process chamber 111, so that the process chamber 111 is in an atmospheric state, and then the heating or cooling process is performed, thereby improving the heat conduction of the wafer 700 or cooling rate.
  • the process gas in the above embodiments may be process gases such as nitrogen, argon, and of course other process gases, which are not limited herein.
  • the first chamber body 110 may include at least two chamber parts 112,
  • the inside of the cavity part 112 constitutes the process cavity 111, and the cavity part 112 can be provided with a through hole 1121, the through holes 1121 of the two adjacent cavity parts 112 are arranged oppositely, between the adjacent two cavity parts 112
  • the isolation valve 200 can be located in the assembly gap 1122 and between the two opposite through holes 1121. At this time, the isolation valve 200 is disposed in the assembly gap 1122 , and the two through holes 1121 are communicated or isolated through the isolation valve 200 .
  • the semiconductor chamber disclosed in the present application may also include a second chamber body 120 and a second pumping pipeline 520, the first chamber body 110 may be located in the second chamber body 120, and the first chamber body 110
  • the second chamber body 120 is spaced apart from the second chamber body 120 , and the inner cavity of the second chamber body 120 can be communicated with one end of the second pumping pipeline 520 .
  • the other end of the second exhaust pipeline 520 is used to communicate with the vacuum controller.
  • the second exhaust pipeline 520 can be provided with a second valve 521.
  • the second valve 521 can control the vacuum controller and the inner cavity of the second chamber body 120. cavities connected or disconnected.
  • the second chamber body 120 can surround the first chamber body 110 in its inner cavity, and at the same time, preferably, a plurality of supports (not shown) are arranged between the bottom walls of the two,
  • the support can provide support for the first chamber body 110.
  • the contact area between the support and the first chamber body 110 and the second chamber body 120 is as small as possible, and it is made of a non-thermally conductive material, thereby reducing Temperature conduction between the first chamber body and the second chamber body 120 .
  • the design of the second chamber body can prevent damage to the first chamber body 110 and improve the safety of the semiconductor chamber.
  • the temperature of the two process chambers 111 can be further avoided by adjusting the vacuum degree in the inner cavity of the second chamber body. interference.
  • the inner cavity of the second chamber body 120 can be evacuated through the second pumping pipeline 520, so that the inner cavity of the second chamber body 120 is in a vacuum state, so that the two adjacent cavities can be lowered.
  • the heat transfer performance between the parts 112 is improved, thus further reducing the temperature influence between two adjacent process chambers 111 .
  • the second carrier part 420 may include a plurality of sub-carrier parts, and the plurality of sub-carrier parts may be evenly arranged in the circumferential direction of the inner wall of the corresponding process chamber 111 to form a carrier surface for carrying the wafer 700 .
  • the second carrying portion 420 can be evenly carried in the circumferential direction of the wafer 700, so that the force on the wafer 700 is uniform, and it is not easy to tilt, thereby improving the stability of the carrying of the wafer 700.
  • the second carrying portion 420 when the first carrying portion 410 and the second carrying portion 420 transfer the wafer 700 , the second carrying portion 420 easily interferes with the wafer 700 , so that the wafer 700 falls during the transfer.
  • each sub-carrying part may include a fixed part 421 and a telescopic part 422, wherein the fixed part 421 is detachably connected to the inner wall of the corresponding process chamber 111, and the telescopic part 422 is connected to the fixed
  • the fixed part 421 is connected, and can move telescopically along the fixed part 421, so as to be able to support the edge area of the wafer 700 when extending, and avoid the wafer 700 when retracting.
  • the telescopic part 422 can be extended or shortened.
  • the telescopic part 422 When the first carrier part 410 is required to transfer the wafer 700 to the second carrier part 420, the telescopic part 422 is shortened, and the first carrier part 410 transports the wafer 700 to a position higher than the second carrier part 410.
  • the position of the carrier part 420 after that, stretch the telescopic part 422 again, and a part of the telescopic part 422 stretches into the lower position of the wafer 700, and the first carrier part 410 is in the process of falling, and the wafer 700 is transferred to the telescopic part 422, thereby The transfer of the wafer 700 is completed.
  • the first carrying part 410 When the second carrying part 420 is required to transfer the wafer 700 to the first carrying part 410, the first carrying part 410 lifts up the wafer 700 while the first carrying part 410 is rising, the telescopic part 422 shortens, and the first carrying part 410 falls. Due to the shortening of the telescopic part 422 , the telescopic part 422 will not interfere with the wafer 700 .
  • the telescopic part 422 can be stretched and contracted, so that it is not easy to interfere with the wafer 700 and the first carrying part 410 , thereby improving the reliability and safety of the wafer 700 transport.
  • the telescopic part 422 may be a hydraulic cylinder or a pneumatic cylinder.
  • the telescopic part 422 may also have other structures, which are not limited herein.
  • the fixing part 421 is detachably connected to the inner wall of the process chamber 111, so as to facilitate the replacement of the sub-carrying part, thereby improving the maintainability of the semiconductor chamber.
  • the fixing part 421 and the inner wall of the process chamber 111 can be connected by screw threads, clamping, etc., of course, can also be connected in other ways, which are not limited herein.
  • the first carrier part 410 may include a plurality of ejector pins distributed at intervals along the circumference of the process chamber 111, and the plurality of ejector pins jointly lift up the wafer 700 and make it rise to a position higher than the height of the second carrier part 420. place.
  • the first carrier part 410 can also adopt any other structure, as long as it can move into the process chamber 111 where the second carrier part 420 is located, and the wafer 700 can be placed between the first carrier part 410 and the second carrier part. Reprinted between 420.
  • the semiconductor chamber disclosed in the present application may further include a detection element and a control element, and the detection element and the control element may be connected in a controllable manner.
  • the detection element can be arranged in the process chamber 111 where the first bearing part 410 is located. The detection element is used to detect the distance between the first bearing part 410 and the isolation valve 200.
  • the detection element is used to detect that the first bearing part 410 is in its corresponding The distance between the process chamber 111 and the isolation valve 200 , that is, the distance between the first carrying part 410 in the non-transported state or the transport back to its corresponding process chamber 111 and the isolation valve 200 .
  • the control element controls the isolation valve 200 to open or close.
  • the isolation valve 200 has been opened, thereby Collision between the first carrying part 410 or the wafer 700 and the isolation valve 200 is avoided.
  • the isolation valve 200 can be closed to prevent the first carrier 410 or the wafer from 700 collides with isolation valve 200 .
  • This solution can improve the safety performance of the semiconductor chamber, and prevent the first carrying part 410 or the wafer 700 from colliding with the isolation valve 200.
  • the preset safety switch distance can be the distance between the bearing surface of the first bearing part 410 and the bottom surface of the isolation valve 200, and the distance can be 5mm, and of course, can also be other values, which are not limited herein.
  • the first bearing part 410 moves to the position of the highest point in the adjacent process chamber 111 and may be lower than the top of the process chamber 111 by more than 2 mm, thereby preventing the first bearing part 410 from colliding with the process chamber. The top of the 111 collided.
  • the isolation valve 200 can be a pneumatically controlled valve, and the semiconductor chamber disclosed in the present application can also include a vent line, and the vent line can be connected with the isolation valve 200. By controlling the vent line Vent or cut off to control the opening or closing of the isolation valve 200 .
  • the opening or closing of the isolation valve 200 is controlled by opening or closing the ventilation pipeline, thereby simplifying the opening or closing process of the isolation valve 200 .
  • the ventilation in the ventilation pipeline is stopped, thereby causing the isolation valve 200 to be closed by mistake, and the isolation valve 200 may collide with the first bearing part 410 easily.
  • the gas pipeline may include a first ventilation pipeline and a second ventilation pipeline, and both the first ventilation pipeline and the second ventilation pipeline may communicate with the isolation valve 200 .
  • the isolation valve 200 is opened.
  • the isolation valve 200 is closed.
  • the opening and closing of the valves are controlled by two ventilation lines, and the isolation valve 200 is only opened when the first ventilation line is ventilated and the second ventilation line is cut off.
  • the isolation valve 200 is only closed when the first ventilation pipeline is cut off and the second ventilation pipeline is ventilated. Therefore, when the first ventilation pipeline and the second ventilation pipeline are not ventilated or both are ventilated, the state of the isolation valve 200 is both. Therefore, it is avoided that the isolation valve 200 is accidentally opened or closed due to misoperation, and the isolation valve 200 is prevented from colliding with the first bearing part 410, thereby damaging the isolation valve 200 or the first bearing part 410, so as to improve the performance of the semiconductor chamber. security.
  • the first carrying part 410 transports the wafer 700 to the adjacent process chamber 111
  • the distance between the first carrying part 410 and the isolation valve 200 is greater than or equal to the preset safety In the case of the switch distance, the first ventilation pipeline is ventilated, and the second ventilation pipeline is cut off, so that the isolation valve 200 is opened, and the isolation valve 200 remains open after opening.
  • the first ventilation pipeline is cut off, and the second ventilation pipeline is ventilated, so that The isolation valve 200 is closed, and the isolation valve 200 remains closed after being closed.
  • the embodiment of the present invention also discloses a semiconductor process equipment, and the disclosed semiconductor manufacturing equipment has the semiconductor chamber of any of the above-mentioned embodiments.
  • the semiconductor process equipment includes a first process chamber and a second process chamber, and the first process chamber may be the semiconductor chamber of any one of the above-mentioned embodiments.
  • the number of the first process chamber and the second process chamber is multiple, and the multiple first process chambers and the multiple second process chambers are distributed at intervals, and the wafer 700 in each first process chamber can be transferred to an idle in the second process chamber.
  • the first process chamber is used for annealing the wafer 700
  • the second process chamber may be a CVD chamber, an etching chamber, and other process chambers.
  • the first process chamber and the second process chamber in the semiconductor process equipment disclosed in this application can also adopt the layout shown in Figure 1, and the No. 1 chamber and No. 2 chamber can be replaced by the semiconductor chamber disclosed in this application.
  • Chambers, chambers 3 to 6 are a plurality of second process chambers.
  • the wafer processed in No. 3 chamber can be put into No. 1 chamber
  • the wafer 700 processed in No. 4 chamber can be transferred into No. 2 chamber
  • the wafer 700 in No. 5 chamber and No. 6 chamber waits for 1 After Chamber No. 2 and Chamber No. 2 are free, they can be transferred.
  • the semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment can increase the number of process chambers without changing the total number of process chambers, and can improve the production capacity of the semiconductor process equipment .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

Disclosed in the present invention are a semiconductor chamber and a semiconductor process device. The semiconductor chamber comprises a first chamber body, an isolation valve, temperature control assemblies, a first bearing portion, and a second bearing portion, wherein the isolation valve is arranged in the first chamber body, the isolation valve separates an inner cavity of the first chamber body to form at least two process cavities, the first chamber body is provided with a wafer transport port, and the wafer transport port is in communication with one of the at least two process cavities; each process cavity is internally provided with the temperature control assembly, and the temperature control effects of the two temperature control assemblies in two adjacent process cavities are different; and the first bearing portion and the second bearing portion are respectively located in two adjacent process cavities, and under the condition that the isolation valve between the two adjacent process cavities is switched on, the first bearing portion can move into the process cavity where the second bearing portion is located, and a wafer can be transferred between the first bearing portion and the second bearing portion. The above solution can solve the problem of the insufficient capacity of a semiconductor process device.

Description

半导体腔室及半导体工艺设备Semiconductor chamber and semiconductor process equipment 技术领域technical field
本发明涉及半导体芯片制造技术领域,尤其涉及一种半导体腔室及半导体工艺设备。The invention relates to the technical field of semiconductor chip manufacturing, in particular to a semiconductor chamber and semiconductor process equipment.
背景技术Background technique
相关技术中,半导体工艺设备内设置有加热腔室、冷却腔室、CVD(Chemical Vapor Deposition,化学气相沉积)腔室等工艺腔室。In related technologies, semiconductor process equipment is provided with process chambers such as a heating chamber, a cooling chamber, and a CVD (Chemical Vapor Deposition, chemical vapor deposition) chamber.
在半导体工艺设备加工晶片的过程中,晶片在CVD腔室内加工完成后,需要传输至加热腔室内进行加热处理。当加热完成后再传输至冷却腔室内冷却,从而对晶片进行退火工艺。但是,当加热腔室或冷却腔室内无正在加工的晶片时,可将晶片传入至加热腔室或者冷却腔室内。当加热腔室或冷却腔室内正在加工晶片时,上一工序的晶片需要等待下一工序的工艺腔室内的晶片加工完成传出后才能进行传输,这会造成晶片的整个加工工艺时间被拉长,严重影响半导体工艺设备的产能。In the process of wafer processing by semiconductor process equipment, after the wafer is processed in the CVD chamber, it needs to be transferred to the heating chamber for heat treatment. After the heating is completed, it is transferred to the cooling chamber for cooling, so as to perform an annealing process on the wafer. However, when there is no wafer being processed in the heating chamber or the cooling chamber, the wafer can be transferred into the heating chamber or the cooling chamber. When wafers are being processed in the heating chamber or cooling chamber, the wafers in the previous process need to wait for the wafers in the process chamber of the next process to be processed before they can be transported, which will cause the entire processing time of the wafers to be lengthened , Seriously affecting the production capacity of semiconductor process equipment.
发明内容Contents of the invention
本发明公开一种半导体腔室及半导体工艺设备,以解决半导体工艺设备产能不足的问题。The invention discloses a semiconductor chamber and semiconductor process equipment to solve the problem of insufficient production capacity of the semiconductor process equipment.
为了解决上述问题,本发明采用下述技术方案:In order to solve the above problems, the present invention adopts the following technical solutions:
一种半导体腔室,包括:A semiconductor chamber comprising:
第一腔室本体和隔离阀门,所述隔离阀门设置于所述第一腔室本体内,所述隔离阀门分隔所述第一腔室本体的内腔形成至少两个工艺腔,所述第一 腔室本体开设有晶片传输口,所述晶片传输口与所述至少两个工艺腔中的一个所述工艺腔相连通;The first chamber body and the isolation valve, the isolation valve is arranged in the first chamber body, the isolation valve separates the inner cavity of the first chamber body to form at least two process chambers, the first The chamber body is provided with a wafer transfer port, and the wafer transfer port communicates with one of the at least two process chambers;
控温组件,每个所述工艺腔中均设置有所述控温组件,相邻的两个所述工艺腔内的两个所述控温组件的控温效果不相同;A temperature control component, each of the process chambers is provided with the temperature control component, and the temperature control effects of the two temperature control components in two adjacent process chambers are different;
第一承载部和第二承载部,所述第一承载部和所述第二承载部分别位于相邻的两个所述工艺腔内,在相邻的两个所述工艺腔之间的所述隔离阀门开启的情况下,所述第一承载部能够运动至所述第二承载部所在的所述工艺腔内,且能够将所述晶片在所述第一承载部和所述第二承载部之间转载。The first bearing part and the second bearing part, the first bearing part and the second bearing part are located in two adjacent process chambers respectively, and all the process chambers between the two adjacent process chambers When the isolation valve is opened, the first carrying part can move into the process chamber where the second carrying part is located, and can place the wafer between the first carrying part and the second carrying part. Reprinted between departments.
一种半导体工艺设备,包括第一工艺腔室和第二工艺腔室,所述第一工艺腔室为上述的半导体腔室,所述第一工艺腔室和所述第二工艺腔室的数量均为多个,所述多个第一工艺腔室和所述多个第二工艺腔室间隔分布,每个所述第一工艺腔室的晶圆可传输至空闲的所述第二工艺腔室内。A semiconductor process equipment, comprising a first process chamber and a second process chamber, the first process chamber is the above-mentioned semiconductor chamber, the number of the first process chamber and the second process chamber All are multiple, the multiple first process chambers and the multiple second process chambers are distributed at intervals, and the wafers in each of the first process chambers can be transferred to the idle second process chambers indoor.
本发明采用的技术方案能够达到以下有益效果:The technical scheme adopted in the present invention can achieve the following beneficial effects:
本发明公开的半导体腔室中,第一腔室本体的内腔通过隔离阀门分隔出至少两个工艺腔,每个工艺腔中均设置有控温组件,相邻的两个工艺腔内的控温组件的控温效果不同,也就是说,一个半导体腔室能够兼容至少两种控温效果不同的工艺腔,例如分别实现加热或者冷却。也即,一个半导体腔室能够兼容进行至少两种不同的工艺,因此半导体工艺设备在不改变工艺腔室的总数的情况下,增加了进行不同工艺的工艺腔的数量,进而提高半导体工艺设备的产能。In the semiconductor chamber disclosed by the present invention, the inner cavity of the first chamber body is separated into at least two process chambers through an isolation valve, each process chamber is provided with a temperature control component, and the control chambers in the two adjacent process chambers The temperature control effects of the temperature components are different, that is to say, a semiconductor chamber can be compatible with at least two process chambers with different temperature control effects, such as heating or cooling respectively. That is, a semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment increases the number of process chambers for different processes without changing the total number of process chambers, thereby improving the semiconductor process equipment. production capacity.
附图说明Description of drawings
此处所说明的附图用来提供对本发明的进一步理解,构成本发明的一部分,本发明的示意性实施例及其说明用于解释本发明,并不构成对本发明的不当限定。在附图中:The accompanying drawings described here are used to provide a further understanding of the present invention, and constitute a part of the present invention. The schematic embodiments of the present invention and their descriptions are used to explain the present invention, and do not constitute improper limitations to the present invention. In the attached picture:
图1为半导体工艺设备的结构示意图;FIG. 1 is a schematic structural diagram of semiconductor process equipment;
图2为本发明实施例公开的半导体腔室的结构示意图;FIG. 2 is a schematic structural diagram of a semiconductor chamber disclosed in an embodiment of the present invention;
图3为本发明实施例公开的半导体腔室的俯视图;3 is a top view of a semiconductor chamber disclosed in an embodiment of the present invention;
图4为本发明实施例公开的半导体腔室的第二承载部的伸缩部收缩时的结构示意图;FIG. 4 is a schematic structural diagram of the semiconductor chamber disclosed by an embodiment of the present invention when the telescopic portion of the second bearing portion shrinks;
图5为本发明实施例公开的半导体腔室的第二承载部的伸缩部伸长时的结构示意图。FIG. 5 is a schematic structural view of the second carrying portion of the semiconductor chamber disclosed by an embodiment of the present invention when the telescopic portion is extended.
附图标记说明:Explanation of reference signs:
110-第一腔室本体、111-工艺腔、112-腔体部、1121-通孔、1122-装配间隙、120-第二腔室本体、110-first chamber body, 111-process chamber, 112-cavity body, 1121-through hole, 1122-assembly gap, 120-second chamber body,
200-隔离阀门、200-isolation valve,
300-控温组件、300-temperature control components,
410-第一承载部、420-第二承载部、421-固定部、422-伸缩部、410-first bearing part, 420-second bearing part, 421-fixed part, 422-telescopic part,
510-第一抽气管路、511-第一阀门、520-第二抽气管路、521-第二阀门、510-first air extraction pipeline, 511-first valve, 520-second air extraction pipeline, 521-second valve,
610-工艺气体管路、620-管路阀门、610-process gas pipeline, 620-pipeline valve,
700-晶片。700-wafer.
具体实施方式Detailed ways
为使本发明的目的、技术方案和优点更加清楚,下面将结合本发明具体实施例及相应的附图对本发明技术方案进行清楚、完整地描述。显然,所描述的实施例仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。In order to make the purpose, technical solution and advantages of the present invention clearer, the technical solution of the present invention will be clearly and completely described below in conjunction with specific embodiments of the present invention and corresponding drawings. Apparently, the described embodiments are only some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.
以下结合附图,详细说明本发明各个实施例公开的技术方案。The technical solutions disclosed by various embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.
相关技术中,以CVD(chemical vapor deposition,化学气相沉积)工艺为例,半导体工艺设备包括多个工艺腔室(例如包括CVD腔室、加热腔室和冷却腔室)和传输腔室。如图1所示,围绕在传输腔室周围的工艺腔室有 6个,分别为1号腔室至6号腔室,其中,1号腔室为加热腔室,2号腔室为冷却腔室,3号至6号腔室均为CVD腔室。In related technologies, taking a CVD (chemical vapor deposition, chemical vapor deposition) process as an example, semiconductor process equipment includes a plurality of process chambers (including, for example, a CVD chamber, a heating chamber, and a cooling chamber) and a transfer chamber. As shown in Figure 1, there are 6 process chambers surrounding the transfer chamber, namely chamber No. 1 to chamber No. 6. Among them, chamber No. 1 is a heating chamber and chamber No. 2 is a cooling chamber. Chambers, chambers 3 to 6 are all CVD chambers.
具体工艺过程中,经3号至6号腔室加工后的晶片需要先传输至1号腔室内加热,再传输至2号腔室冷却,从而对晶片进行退火工艺,以改善晶片的性能。In the specific process, the wafers processed in chambers 3 to 6 need to be transferred to chamber 1 for heating, and then transferred to chamber 2 for cooling, so as to perform an annealing process on the wafers to improve the performance of the wafers.
例如,当3号腔室的晶片传输至1号腔室内加工时,4号腔室至6号腔室的晶片需等待1号腔室空闲时,再依次传输至1号腔室内。这就造成整个晶片的加工工艺时间被拉长,严重影响半导体工艺设备的产能。For example, when the wafers in chamber No. 3 are transferred to chamber No. 1 for processing, the wafers in chamber No. 4 to chamber No. 6 need to wait for chamber No. 1 to be free before being transferred to chamber No. 1 in turn. This causes the processing time of the entire wafer to be lengthened, seriously affecting the productivity of semiconductor process equipment.
而且,由于受到传输腔室周围空间的限制,半导体工艺设备中能够与传输腔室连通的工艺腔室的数量已经确定,在工艺腔室的总数保持不变的情况下,增加一种或者几种工艺腔室的数量势必会造成另外一种或几种工艺腔室的数量减少,例如当增加加热腔室和冷却腔室的数量时,CVD腔室的数量就减少,因此此种增加一种或几种腔室数量的方式不能够解决半导体工艺设备产能不足的问题。相关技术中,半导体工艺设备中能够与传输腔室连通的工艺腔室的数量已经确定,因此在工艺腔室的总数保持不变的情况下,增加一种或者几种工艺腔室的数量势必会造成另外一种或几种工艺腔室的数量减少。因此通过增加一种或几种工艺腔室的数量不能够解决半导体工艺设备产能不足的问题。Moreover, due to the limitation of the space around the transfer chamber, the number of process chambers that can communicate with the transfer chamber in the semiconductor process equipment has been determined. When the total number of process chambers remains unchanged, one or more The number of process chambers will inevitably reduce the number of one or more process chambers. For example, when increasing the number of heating chambers and cooling chambers, the number of CVD chambers will decrease. Therefore, this increase of one or more Several modes of the number of chambers cannot solve the problem of insufficient production capacity of semiconductor process equipment. In the related art, the number of process chambers that can communicate with the transmission chamber in the semiconductor process equipment has been determined, so when the total number of process chambers remains unchanged, increasing the number of one or several process chambers will inevitably increase the number of process chambers. The number of other one or several process chambers is reduced. Therefore, the problem of insufficient production capacity of semiconductor process equipment cannot be solved by increasing the number of one or several process chambers.
为了解决上述问题,如图2~图5所示,本发明实施例公开一种半导体腔室,所公开的半导体腔室包括第一腔室本体110、隔离阀门200、控温组件300、第一承载部410和第二承载部420。In order to solve the above problems, as shown in FIGS. 2 to 5 , an embodiment of the present invention discloses a semiconductor chamber. The disclosed semiconductor chamber includes a first chamber body 110 , an isolation valve 200 , a temperature control component 300 , a first The bearing part 410 and the second bearing part 420 .
隔离阀门200设置于第一腔室本体110内,隔离阀门200分隔第一腔室本体110的内腔形成至少两个工艺腔111。具体地,至少两个工艺腔111沿第一腔室本体110的高度方向间隔分布。第一腔室本体110开设有晶片传输口,该晶片传输口与至少两个工艺腔111中的一个工艺腔111相连通。The isolation valve 200 is disposed in the first chamber body 110 , and the isolation valve 200 separates the inner cavity of the first chamber body 110 to form at least two process chambers 111 . Specifically, at least two process chambers 111 are distributed at intervals along the height direction of the first chamber body 110 . The first chamber body 110 is provided with a wafer transfer port, and the wafer transfer port communicates with one process chamber 111 of the at least two process chambers 111 .
可选地,为进一步避免两个工艺腔111之间温度的干扰,隔离阀门200材质的选择以导热性能差为优选,如,可以选用光滑的不锈钢阀门。Optionally, in order to further avoid temperature interference between the two process chambers 111, the material of the isolation valve 200 is preferably selected with poor thermal conductivity, for example, a smooth stainless steel valve can be selected.
每个工艺腔111中均设置有控温组件300,相邻的两个工艺腔111内的两个控温组件300的控温效果不相同。此种设计可实现单个半导体腔室能够兼容至少两种不同温度的工艺腔111。Each process chamber 111 is provided with a temperature control assembly 300 , and the temperature control effects of the two temperature control assemblies 300 in two adjacent process chambers 111 are different. Such a design can realize that a single semiconductor chamber can be compatible with at least two process chambers 111 with different temperatures.
具体地,相邻的两个工艺腔111中,其中一个工艺腔111内的控温组件300能够实现加热功能,另一个工艺腔111内的控温组件300能够实现冷却功能,也就是说,相邻的两个工艺腔111中一个可以为加热腔,另一个可以为冷却腔。当然,本发明实施例并不局限于此,在实际应用中,相邻的两个工艺腔111也可以均为加热腔,但二者的加热效果不同,以满足不同的工艺需要;或者,相邻的两个工艺腔111也可以均为冷却腔,但二者的冷却效果不同,以满足不同的工艺需要。Specifically, in two adjacent process chambers 111, the temperature control component 300 in one of the process chambers 111 can realize the heating function, and the temperature control component 300 in the other process chamber 111 can realize the cooling function, that is to say, the One of the two adjacent process chambers 111 may be a heating chamber, and the other may be a cooling chamber. Of course, the embodiment of the present invention is not limited thereto. In practical applications, two adjacent process chambers 111 can also be heating chambers, but the heating effects of the two are different to meet different process requirements; The two adjacent process chambers 111 can also be cooling chambers, but the cooling effects of the two are different to meet different process requirements.
第一承载部410和第二承载部420分别位于相邻的两个工艺腔111内,在相邻的两个工艺腔111之间的隔离阀门200开启的情况下,第一承载部410能够运动至第二承载部420所在的工艺腔111内,且将晶片700在第一承载部410和第二承载部420之间转载。The first bearing part 410 and the second bearing part 420 are respectively located in two adjacent process chambers 111, and when the isolation valve 200 between the two adjacent process chambers 111 is opened, the first bearing part 410 can move to the process chamber 111 where the second carrier 420 is located, and transfer the wafer 700 between the first carrier 410 and the second carrier 420 .
具体的工艺过程中,相邻的两个工艺腔111中,其中一个工艺腔111内的控温组件300可以为加热器,另一种工艺腔111内的控温组件300可以为冷却器,从而实现冷却和加热功能。第一承载部410所在的工艺腔111可以为加热腔,第二承载部420所在的腔室可以为冷却腔。在进行工艺时,首先将晶片700传输至第一承载部410,在第一承载部410所在的工艺腔111内进行加热后,打开隔离阀门200,第一承载部410将晶片700传输至第二承载部420所在的工艺腔111内,并转载至第二承载部420,然而,第一承载部410返回其所在的工艺腔111,并关闭隔离阀门200,再对晶片700在第二承载部420所在的工艺腔111内进行冷却。冷却完成后,隔离阀门200打开, 第一承载部410再次运动至第二承载部420所在的工艺腔111内,第二承载部420将晶片700转载至第一承载部410,第一承载部410将晶片700运载至其所在的工艺腔111,然后将晶片700传出半导体腔室,从而完成晶片700的退火工艺。In a specific process, in two adjacent process chambers 111, the temperature control assembly 300 in one of the process chambers 111 can be a heater, and the temperature control assembly 300 in the other process chamber 111 can be a cooler, so that Realize cooling and heating functions. The process chamber 111 where the first bearing part 410 is located may be a heating chamber, and the chamber where the second bearing part 420 is located may be a cooling chamber. When performing the process, the wafer 700 is first transferred to the first carrier part 410, and after heating in the process chamber 111 where the first carrier part 410 is located, the isolation valve 200 is opened, and the first carrier part 410 transfers the wafer 700 to the second carrier part 410. In the process chamber 111 where the carrier part 420 is located, and transferred to the second carrier part 420, however, the first carrier part 410 returns to the process chamber 111 where it is located, and the isolation valve 200 is closed, and the wafer 700 is placed on the second carrier part 420 Cooling is carried out in the process chamber 111 where it is located. After the cooling is completed, the isolation valve 200 is opened, and the first carrier 410 moves again into the process chamber 111 where the second carrier 420 is located, and the second carrier 420 transfers the wafer 700 to the first carrier 410, and the first carrier 410 The wafer 700 is carried to the process chamber 111 where it is located, and then the wafer 700 is transported out of the semiconductor chamber, thereby completing the annealing process of the wafer 700 .
当然,晶片700在完成冷却工艺后,也可以在冷却腔直接传输出半导体腔室,本文不作限制。Of course, after the cooling process is completed, the wafer 700 can also be directly transported out of the semiconductor chamber in the cooling chamber, which is not limited herein.
本申请公开的实施例中,一个半导体腔室能够兼容至少两种不同的工艺,因此半导体工艺设备在不改变工艺腔室的总数的情况下,增加了进行不同工艺的工艺腔111的数量,能够提高半导体工艺设备的产能。In the embodiments disclosed in the present application, one semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment increases the number of process chambers 111 for different processes without changing the total number of process chambers, and can Increased capacity of semiconductor process equipment.
本申请公开的半导体腔室能够替换相关技术中的1号腔室和2号腔室,替换后的1号腔室和2号腔室均能够完成加热和冷却工艺,因此,当1号腔室在进行工艺时,3号至6号腔室内的晶片700可以传输至2号腔室内,无需等待1号腔室空闲,因此在不增加半导体工艺设备的工艺腔室的总数的情况下,增加了工艺腔111的数量,能够提高半导体工艺设备的产能。The semiconductor chamber disclosed in the present application can replace the No. 1 chamber and the No. 2 chamber in the related art, and the replaced No. 1 chamber and No. 2 chamber can both complete the heating and cooling processes. Therefore, when the No. 1 chamber When processing, the wafer 700 in No. 3 to No. 6 chambers can be transferred to No. 2 chamber without waiting for No. 1 chamber to be free, so without increasing the total number of process chambers of the semiconductor process equipment, it increases The number of process chambers 111 can increase the productivity of semiconductor process equipment.
另外,相关技术中的1号腔室和2号腔室还需要采用机械手进行传输,而本申请中的半导体腔室在1号腔室和2号腔室之间传输晶圆的过程中,无需机械手传输,因此简化了半导体工艺设备的结构,同时缩短了传输过程中的调度时间和传输时间。In addition, chamber No. 1 and chamber No. 2 in the related art also need to use manipulators for transport, while the semiconductor chamber in this application does not need to Robot transfer, thus simplifying the structure of semiconductor process equipment, while shortening the scheduling time and transfer time during the transfer process.
在另一种可选的实施例中,本申请公开的半导体腔室还可以包括至少两个第一抽气管路510,各个第一抽气管路510的一端可以一一对应地与各个工艺腔111相连通,各个第一抽气管路510的另一端用于与真空控制器相连通,第一抽气管路510可以设置有第一阀门511,第一阀门511控制真空泵与工艺腔111相连通或断开。此时,当需要对工艺腔111抽真空时,可以打开第一阀门511,第一抽气管路510与工艺腔111相连通,从而对对应的工艺腔111抽真空,使得对应的工艺腔111为真空状态。In another optional embodiment, the semiconductor chamber disclosed in the present application may also include at least two first gas extraction pipelines 510, and one end of each first gas extraction pipeline 510 may be in one-to-one correspondence with each process chamber 111 The other end of each first pumping pipeline 510 is used to communicate with the vacuum controller. The first pumping pipeline 510 can be provided with a first valve 511, and the first valve 511 controls the connection or disconnection between the vacuum pump and the process chamber 111. open. At this time, when the process chamber 111 needs to be evacuated, the first valve 511 can be opened, and the first pumping pipeline 510 is connected with the process chamber 111, so that the corresponding process chamber 111 is evacuated, so that the corresponding process chamber 111 is Vacuum state.
此方案中,在晶片700传输的过程中半导体腔室处于真空状态,因此可以通过第一抽气管路510和第一阀门511与真空控制器相连接,从而便于对工艺腔111抽真空处理。In this solution, the semiconductor chamber is in a vacuum state during the transfer of the wafer 700, so it can be connected to the vacuum controller through the first pumping pipeline 510 and the first valve 511, so as to facilitate the vacuuming process of the process chamber 111.
上述实施例中,每个工艺腔111对应一个第一抽气管路510,第一抽气管路510上对应设置有第一阀门511,因此打开每个工艺腔111对应的第一阀门511,能够对对应的工艺腔111进行抽真空。In the above embodiment, each process chamber 111 corresponds to a first pumping pipeline 510, and the first pumping pipeline 510 is correspondingly provided with a first valve 511, so opening the first valve 511 corresponding to each process chamber 111 can The corresponding process chamber 111 is evacuated.
上述实施例中,半导体腔室可以包括真空控制器,当然,真空控制器也可以包括在半导体工艺设备内,用于整个半导体工艺设备抽真空。In the above embodiments, the semiconductor chamber may include a vacuum controller, of course, the vacuum controller may also be included in the semiconductor process equipment for vacuuming the entire semiconductor process equipment.
上述实施例中,由于在真空环境下的晶片700的导热性能较差,为此,在另一种可选的实施例中,本申请公开的半导体腔室还可以包括至少两个工艺气体管路610,各个工艺气体管路610可以的一端一一对应地与各个工艺腔111相连通,各个工艺气体管路610的另一端用于与工艺气体源相连通。工艺气体管路610可以设置有管路阀门620,管路阀门620控制工艺气体源与对应的工艺腔111相连通或断开。In the above embodiment, due to the poor thermal conductivity of the wafer 700 in a vacuum environment, in another optional embodiment, the semiconductor chamber disclosed in the present application may further include at least two process gas pipelines 610 , one end of each process gas pipeline 610 may communicate with each process chamber 111 one by one, and the other end of each process gas pipeline 610 is used to communicate with a process gas source. The process gas pipeline 610 may be provided with a pipeline valve 620 , and the pipeline valve 620 controls the connection or disconnection of the process gas source with the corresponding process chamber 111 .
此方案中,工艺腔111在进行工艺时,可以先开启对应的管路阀门620,为工艺腔111通气,使得工艺腔111处于大气状态,然后再进行加热或者冷却工艺,从而提高晶片700的导热或者冷却速率。In this solution, when the process chamber 111 is performing a process, the corresponding pipeline valve 620 can be opened first to ventilate the process chamber 111, so that the process chamber 111 is in an atmospheric state, and then the heating or cooling process is performed, thereby improving the heat conduction of the wafer 700 or cooling rate.
上述实施例中的工艺气体可以为氮气、氩气等工艺气体,当然还可以为其他工艺气体,本文不作限制。The process gas in the above embodiments may be process gases such as nitrogen, argon, and of course other process gases, which are not limited herein.
上述实施例中,相邻的两个工艺腔111之间的温度容易相互影响,因此,在另一种可选的实施例中,第一腔室本体110可以包括至少两个腔体部112,腔体部112的内部构成工艺腔111,且腔体部112可以开设有通孔1121,相邻的两个腔体部112的通孔1121相对设置,相邻的两个腔体部112之间可以具有装配间隙1122,也就是说,相邻的两个腔体部112之间具有一定的距离,不直接接触。隔离阀门200可以位于装配间隙1122内,且位于相对的两个通 孔1121之间。此时,隔离阀门200设置在装配间隙1122内,两个通孔1121通过隔离阀门200连通或者隔绝。In the above embodiment, the temperatures between two adjacent process chambers 111 are likely to affect each other, therefore, in another optional embodiment, the first chamber body 110 may include at least two chamber parts 112, The inside of the cavity part 112 constitutes the process cavity 111, and the cavity part 112 can be provided with a through hole 1121, the through holes 1121 of the two adjacent cavity parts 112 are arranged oppositely, between the adjacent two cavity parts 112 There may be an assembly gap 1122, that is, there is a certain distance between two adjacent cavity parts 112, and there is no direct contact. The isolation valve 200 can be located in the assembly gap 1122 and between the two opposite through holes 1121. At this time, the isolation valve 200 is disposed in the assembly gap 1122 , and the two through holes 1121 are communicated or isolated through the isolation valve 200 .
此方案中,相邻的两个腔体部112之间具有一定的距离,不直接接触,因此其中一个腔体部112的温度不容易传递至另一个腔体部112,从而使得相邻的两个工艺腔111之间的温度不容易相互影响,提高了半导体腔室的可靠性和安全性。In this scheme, there is a certain distance between two adjacent cavity parts 112, and there is no direct contact, so the temperature of one cavity part 112 is not easily transferred to the other cavity part 112, so that the adjacent two cavity parts 112 The temperature among the process chambers 111 is not easy to affect each other, which improves the reliability and safety of the semiconductor chamber.
进一步地,本申请公开的半导体腔室还可以包括第二腔室本体120和第二抽气管路520,第一腔室本体110可以位于第二腔室本体120内,且第一腔室本体110与第二腔室本体120二者间隔设置,第二腔室本体120的内腔可以与第二抽气管路520的一端相连通。第二抽气管路520的另一端用于与真空控制器相连通,第二抽气管路520可以设置有第二阀门521,第二阀门521可以控制真空控制器与第二腔室本体120的内腔相连通或断开。Further, the semiconductor chamber disclosed in the present application may also include a second chamber body 120 and a second pumping pipeline 520, the first chamber body 110 may be located in the second chamber body 120, and the first chamber body 110 The second chamber body 120 is spaced apart from the second chamber body 120 , and the inner cavity of the second chamber body 120 can be communicated with one end of the second pumping pipeline 520 . The other end of the second exhaust pipeline 520 is used to communicate with the vacuum controller. The second exhaust pipeline 520 can be provided with a second valve 521. The second valve 521 can control the vacuum controller and the inner cavity of the second chamber body 120. cavities connected or disconnected.
此方案中,第二腔室本体120能够将第一腔室本体110包围在其内腔中,同时,优选的二者的底壁之间设置有多个支撑件(图中未示出),支撑件可为第一腔室本体110提供支撑力,优选的,该支撑件与第一腔室本体110以及第二腔室本体120的接触面积尽可能小,且采用非导热材料制备,从而降低第一腔室本体与第二腔室本体120二者之间的温度传导。第二腔室本体的设计可以防止第一腔室本体110损坏,提高了半导体腔室的安全性,同时可通过调节第二腔室本体内腔中的真空度,进一步避免两个工艺腔111温度的干扰。In this solution, the second chamber body 120 can surround the first chamber body 110 in its inner cavity, and at the same time, preferably, a plurality of supports (not shown) are arranged between the bottom walls of the two, The support can provide support for the first chamber body 110. Preferably, the contact area between the support and the first chamber body 110 and the second chamber body 120 is as small as possible, and it is made of a non-thermally conductive material, thereby reducing Temperature conduction between the first chamber body and the second chamber body 120 . The design of the second chamber body can prevent damage to the first chamber body 110 and improve the safety of the semiconductor chamber. At the same time, the temperature of the two process chambers 111 can be further avoided by adjusting the vacuum degree in the inner cavity of the second chamber body. interference.
具体地,可以通过第二抽气管路520对第二腔室本体120的内腔进行抽真空,从而使得第二腔室本体120的内腔为真空状态,因此能够降低相邻的两个腔体部112之间的热传递性能,因此进一步降低相邻的两个工艺腔111之间的温度影响。Specifically, the inner cavity of the second chamber body 120 can be evacuated through the second pumping pipeline 520, so that the inner cavity of the second chamber body 120 is in a vacuum state, so that the two adjacent cavities can be lowered. The heat transfer performance between the parts 112 is improved, thus further reducing the temperature influence between two adjacent process chambers 111 .
在另一种可选的实施例中,第二承载部420可以包括多个子承载部,多 个子承载部可以在对应的工艺腔111内壁的周向均匀设置,用于形成承载晶片700的承载面。此方案中,第二承载部420能够均匀的承载在晶片700的周向,从而使得晶片700受力均匀,不容易倾斜,从而提高了晶片700承载的稳定性。In another optional embodiment, the second carrier part 420 may include a plurality of sub-carrier parts, and the plurality of sub-carrier parts may be evenly arranged in the circumferential direction of the inner wall of the corresponding process chamber 111 to form a carrier surface for carrying the wafer 700 . In this solution, the second carrying portion 420 can be evenly carried in the circumferential direction of the wafer 700, so that the force on the wafer 700 is uniform, and it is not easy to tilt, thereby improving the stability of the carrying of the wafer 700.
上述实施例中,第一承载部410和第二承载部420在转载晶片700的过程中,第二承载部420容易与晶片700发生干涉,从而使得晶片700在转载的过程中掉落。In the above embodiment, when the first carrying portion 410 and the second carrying portion 420 transfer the wafer 700 , the second carrying portion 420 easily interferes with the wafer 700 , so that the wafer 700 falls during the transfer.
进一步地,在另一种可选的实施例中,每个子承载部均可以包括固定部421和伸缩部422,其中,固定部421与对应的工艺腔111内壁可拆卸连接,伸缩部422与固定部421连接,且可沿固定部421伸缩运动,以能够在伸出时承载晶片700的边缘区域,在回缩时避让晶片700。此方案中,伸缩部422能够伸长或者缩短,当需要第一承载部410将晶片700转载至第二承载部420时,伸缩部422缩短,第一承载部410将晶片700输送至高于第二承载部420的位置,之后,再伸长伸缩部422,伸缩部422的一部分伸入至晶片700的下方位置,第一承载部410在下落的过程中,晶片700转载至伸缩部422上,从而完成晶片700的转载。当需要第二承载部420将晶片700转载至第一承载部410时,第一承载部410上升的过程中,顶起晶片700,伸缩部422缩短,第一承载部410在下落的过程中,由于伸缩部422的缩短,伸缩部422不会与晶片700发生干涉。Further, in another optional embodiment, each sub-carrying part may include a fixed part 421 and a telescopic part 422, wherein the fixed part 421 is detachably connected to the inner wall of the corresponding process chamber 111, and the telescopic part 422 is connected to the fixed The fixed part 421 is connected, and can move telescopically along the fixed part 421, so as to be able to support the edge area of the wafer 700 when extending, and avoid the wafer 700 when retracting. In this solution, the telescopic part 422 can be extended or shortened. When the first carrier part 410 is required to transfer the wafer 700 to the second carrier part 420, the telescopic part 422 is shortened, and the first carrier part 410 transports the wafer 700 to a position higher than the second carrier part 410. The position of the carrier part 420, after that, stretch the telescopic part 422 again, and a part of the telescopic part 422 stretches into the lower position of the wafer 700, and the first carrier part 410 is in the process of falling, and the wafer 700 is transferred to the telescopic part 422, thereby The transfer of the wafer 700 is completed. When the second carrying part 420 is required to transfer the wafer 700 to the first carrying part 410, the first carrying part 410 lifts up the wafer 700 while the first carrying part 410 is rising, the telescopic part 422 shortens, and the first carrying part 410 falls. Due to the shortening of the telescopic part 422 , the telescopic part 422 will not interfere with the wafer 700 .
本方案中,伸缩部422能够伸缩,从而不容易与晶片700和第一承载部410发生干涉,进而提高晶片700传输的可靠性和安全性。In this solution, the telescopic part 422 can be stretched and contracted, so that it is not easy to interfere with the wafer 700 and the first carrying part 410 , thereby improving the reliability and safety of the wafer 700 transport.
可选地,伸缩部422可以为液压缸或者气压缸,当然,伸缩部422还可以为其他结构,本文不作限制。Optionally, the telescopic part 422 may be a hydraulic cylinder or a pneumatic cylinder. Of course, the telescopic part 422 may also have other structures, which are not limited herein.
上述实施例中固定部421与工艺腔111的内壁可拆卸连接,从而便于更换子承载部,从而提高了半导体腔室的可维修性能。固定部421与工艺腔111 的内壁可以通过螺纹、卡接等工艺连接,当然还可以采用其他方式连接,本文不作限制。In the above embodiments, the fixing part 421 is detachably connected to the inner wall of the process chamber 111, so as to facilitate the replacement of the sub-carrying part, thereby improving the maintainability of the semiconductor chamber. The fixing part 421 and the inner wall of the process chamber 111 can be connected by screw threads, clamping, etc., of course, can also be connected in other ways, which are not limited herein.
可选地,第一承载部410可以包括沿工艺腔111的周向间隔分布的多个顶针,多个顶针共同顶起晶片700,并使之上升至高于上述第二承载部420所在的高度位置处。当然,在实际应用中,第一承载部410还可以采用其他任意结构,只要能够运动至第二承载部420所在的工艺腔111内,且将晶片700在第一承载部410和第二承载部420之间转载。Optionally, the first carrier part 410 may include a plurality of ejector pins distributed at intervals along the circumference of the process chamber 111, and the plurality of ejector pins jointly lift up the wafer 700 and make it rise to a position higher than the height of the second carrier part 420. place. Of course, in practical applications, the first carrier part 410 can also adopt any other structure, as long as it can move into the process chamber 111 where the second carrier part 420 is located, and the wafer 700 can be placed between the first carrier part 410 and the second carrier part. Reprinted between 420.
上述实施例中,在第一承载部410向相邻的工艺腔111传输晶片700的过程中,第一承载部410运输过程中容易与隔离阀门200发生碰撞。为此,在另一种可选的实施例中,本申请公开的半导体腔室还可以包括检测元件和控制元件,检测元件与控制元件可以控制相连。检测元件可以设置于第一承载部410所在的工艺腔111内,检测元件用于检测第一承载部410与隔离阀门200的距离,此时检测元件用于检测第一承载部410在其所对应的工艺腔111内与隔离阀门200的距离,也就是说,第一承载部410在未传输状态或者传输返回其对应的工艺腔111与隔离阀门200的距离。In the above embodiment, when the first carrier part 410 transports the wafer 700 to the adjacent process chamber 111 , the first carrier part 410 is likely to collide with the isolation valve 200 during transportation. For this reason, in another optional embodiment, the semiconductor chamber disclosed in the present application may further include a detection element and a control element, and the detection element and the control element may be connected in a controllable manner. The detection element can be arranged in the process chamber 111 where the first bearing part 410 is located. The detection element is used to detect the distance between the first bearing part 410 and the isolation valve 200. At this time, the detection element is used to detect that the first bearing part 410 is in its corresponding The distance between the process chamber 111 and the isolation valve 200 , that is, the distance between the first carrying part 410 in the non-transported state or the transport back to its corresponding process chamber 111 and the isolation valve 200 .
当第一承载部410与隔离阀门200之间的距离大于或等于预设安全开关距离的情况下,控制元件控制隔离阀门200开启或关闭。When the distance between the first bearing part 410 and the isolation valve 200 is greater than or equal to the preset safety switch distance, the control element controls the isolation valve 200 to open or close.
具体的工艺工程中,在第一承载部410向相邻的工艺腔111传输晶片700的过程中,第一承载部410运动至小于预设安全开关距离的情况下,隔离阀门200已经开启,从而避免了第一承载部410或者晶片700与隔离阀门200发生碰撞。In a specific process engineering, when the first carrier part 410 is transporting the wafer 700 to the adjacent process chamber 111, and the first carrier part 410 moves to less than the preset safety switch distance, the isolation valve 200 has been opened, thereby Collision between the first carrying part 410 or the wafer 700 and the isolation valve 200 is avoided.
在第一承载部410返回至其所在的工艺腔111时,第一承载部410运动至大于或等于预设安全开关距离的情况下,隔离阀门200才能够关闭,避免第一承载部410或者晶片700与隔离阀门200发生碰撞。When the first carrier 410 returns to the process chamber 111 where it is located, and the first carrier 410 moves to a distance greater than or equal to the preset safety switch distance, the isolation valve 200 can be closed to prevent the first carrier 410 or the wafer from 700 collides with isolation valve 200 .
此方案能够提高半导体腔室的安全性能,避免第一承载部410或者晶片 700与隔离阀门200发生碰撞。This solution can improve the safety performance of the semiconductor chamber, and prevent the first carrying part 410 or the wafer 700 from colliding with the isolation valve 200.
可选地,预设安全开关距离可以为第一承载部410的承载面与隔离阀门200的底面之间的距离,该距离可以为5mm,当然,还可以为其他数值,本文不作限制。Optionally, the preset safety switch distance can be the distance between the bearing surface of the first bearing part 410 and the bottom surface of the isolation valve 200, and the distance can be 5mm, and of course, can also be other values, which are not limited herein.
在另一种可选的实施例中,第一承载部410运动至相邻工艺腔111内的最高点的位置可以低于工艺腔111的顶部2mm以上,从而防止第一承载部410与工艺腔111的顶部发生碰撞。In another optional embodiment, the first bearing part 410 moves to the position of the highest point in the adjacent process chamber 111 and may be lower than the top of the process chamber 111 by more than 2 mm, thereby preventing the first bearing part 410 from colliding with the process chamber. The top of the 111 collided.
在另一种可选的实施例中,隔离阀门200可以为气动控制阀门,本申请公开的半导体腔室还可以包括通气管路,通气管路可以与隔离阀门200相连通,通过控制通气管路通气或断气,以控制隔离阀门200开启或关闭。此方案中,通过为通气管路通断气,从而控制隔离阀门200开启或关闭,从而简化隔离阀门200的开启或关闭过程。In another optional embodiment, the isolation valve 200 can be a pneumatically controlled valve, and the semiconductor chamber disclosed in the present application can also include a vent line, and the vent line can be connected with the isolation valve 200. By controlling the vent line Vent or cut off to control the opening or closing of the isolation valve 200 . In this solution, the opening or closing of the isolation valve 200 is controlled by opening or closing the ventilation pipeline, thereby simplifying the opening or closing process of the isolation valve 200 .
上述实施例中,当半导体腔室整机断电时,通气管路中停止通气,从而造成隔离阀门200误关闭,容易造成隔离阀门200与第一承载部410发生碰撞。In the above-mentioned embodiment, when the semiconductor chamber is powered off, the ventilation in the ventilation pipeline is stopped, thereby causing the isolation valve 200 to be closed by mistake, and the isolation valve 200 may collide with the first bearing part 410 easily.
基于此,在另一种可选的实施例中,气体管路可以包括第一通气管路和第二通气管路,第一通气管路和第二通气管路均可以与隔离阀门200相连通。Based on this, in another optional embodiment, the gas pipeline may include a first ventilation pipeline and a second ventilation pipeline, and both the first ventilation pipeline and the second ventilation pipeline may communicate with the isolation valve 200 .
在控制第一通气管路通气,且第二通气管路断气的情况下,隔离阀门200开启。When the ventilation of the first ventilation pipeline is controlled and the ventilation of the second ventilation pipeline is cut off, the isolation valve 200 is opened.
在控制第一通气管路通断气,且第二通气管路通气的情况下,隔离阀门200关闭。In the case of controlling the opening and closing of the first ventilation pipeline and the ventilation of the second ventilation pipeline, the isolation valve 200 is closed.
此方案中,通过两路通气管路控制阀门的开启和关闭,隔离阀门200仅在第一通气管路通气,第二通气管路断气的状态开启。隔离阀门200仅在第一通气管路断气,第二通气管路通气的状态关闭,因此在第一通气管路和第二通气管路均不通气或均通气的状态,隔离阀门200的状态都不改变,因此 避免由于误操作造成隔离阀门200误开启或误关闭的情况,防止隔离阀门200与第一承载部410发生碰撞,进而损坏隔离阀门200或第一承载部410,以提高半导体腔室的安全性。In this solution, the opening and closing of the valves are controlled by two ventilation lines, and the isolation valve 200 is only opened when the first ventilation line is ventilated and the second ventilation line is cut off. The isolation valve 200 is only closed when the first ventilation pipeline is cut off and the second ventilation pipeline is ventilated. Therefore, when the first ventilation pipeline and the second ventilation pipeline are not ventilated or both are ventilated, the state of the isolation valve 200 is both. Therefore, it is avoided that the isolation valve 200 is accidentally opened or closed due to misoperation, and the isolation valve 200 is prevented from colliding with the first bearing part 410, thereby damaging the isolation valve 200 or the first bearing part 410, so as to improve the performance of the semiconductor chamber. security.
在另一种可选的实施例中,第一承载部410向相邻的工艺腔111传输晶片700的过程中,当第一承载部410与隔离阀门200之间的距离大于或等于预设安全开关距离的情况下,第一通气管路通气,第二通气管路断气,以使隔离阀门200打开,隔离阀门200打开后保持打开状态。In another optional embodiment, when the first carrying part 410 transports the wafer 700 to the adjacent process chamber 111, when the distance between the first carrying part 410 and the isolation valve 200 is greater than or equal to the preset safety In the case of the switch distance, the first ventilation pipeline is ventilated, and the second ventilation pipeline is cut off, so that the isolation valve 200 is opened, and the isolation valve 200 remains open after opening.
在第一承载部410返回至其所在的工艺腔111时,第一承载部410运动至大于或等于预设安全开关距离的情况下,第一通气管路断气,第二通气管路通气,以使隔离阀门200关闭,隔离阀门200关闭后保持关闭状态。When the first bearing part 410 returns to the process chamber 111 where it is located, and the first bearing part 410 moves to a distance greater than or equal to the preset safety switch, the first ventilation pipeline is cut off, and the second ventilation pipeline is ventilated, so that The isolation valve 200 is closed, and the isolation valve 200 remains closed after being closed.
基于本发明上述任一实施例的半导体腔室,本发明实施例还公开一种半导体工艺设备,所公开的半导体制造设备具有上述任一实施例的半导体腔室。Based on the semiconductor chamber of any one of the above-mentioned embodiments of the present invention, the embodiment of the present invention also discloses a semiconductor process equipment, and the disclosed semiconductor manufacturing equipment has the semiconductor chamber of any of the above-mentioned embodiments.
半导体工艺设备包括第一工艺腔室和第二工艺腔室,第一工艺腔室可以为上述任一实施例的半导体腔室。第一工艺腔室和第二工艺腔室的数量均为多个,多个第一工艺腔室和多个第二工艺腔室间隔分布,每个第一工艺腔室的晶片700可传输至空闲的第二工艺腔室内。The semiconductor process equipment includes a first process chamber and a second process chamber, and the first process chamber may be the semiconductor chamber of any one of the above-mentioned embodiments. The number of the first process chamber and the second process chamber is multiple, and the multiple first process chambers and the multiple second process chambers are distributed at intervals, and the wafer 700 in each first process chamber can be transferred to an idle in the second process chamber.
具体地,第一工艺腔室用于对晶片700进行退火工艺,第二工艺腔室可以为CVD腔室、刻蚀腔室等工艺腔室。本申请公开的半导体工艺设备中的第一工艺腔室和第二工艺腔室也可以采用如图1所示的布局方式,1号腔室和2号腔室可以替换为本申请公开的半导体腔室,3至6号腔室为多个第二工艺腔室。例如,3号腔室加工完的晶圆可以放入1号腔室内,4号腔室加工完的晶片700可以传入2号腔室内,5号腔室和6号腔室的晶片700等待1号腔室和2号腔室空闲后,可以传输。Specifically, the first process chamber is used for annealing the wafer 700, and the second process chamber may be a CVD chamber, an etching chamber, and other process chambers. The first process chamber and the second process chamber in the semiconductor process equipment disclosed in this application can also adopt the layout shown in Figure 1, and the No. 1 chamber and No. 2 chamber can be replaced by the semiconductor chamber disclosed in this application. Chambers, chambers 3 to 6 are a plurality of second process chambers. For example, the wafer processed in No. 3 chamber can be put into No. 1 chamber, the wafer 700 processed in No. 4 chamber can be transferred into No. 2 chamber, and the wafer 700 in No. 5 chamber and No. 6 chamber waits for 1 After Chamber No. 2 and Chamber No. 2 are free, they can be transferred.
本申请公开的实施例中,半导体腔室能够兼容至少两种不同的工艺,因此半导体工艺设备在不改变工艺腔室的总数的情况下,增加了工艺腔的数量, 能够提高半导体工艺设备的产能。In the embodiments disclosed in the present application, the semiconductor chamber can be compatible with at least two different processes, so the semiconductor process equipment can increase the number of process chambers without changing the total number of process chambers, and can improve the production capacity of the semiconductor process equipment .
需要注意的是,相关技术中的半导体工艺设备和本申请公开的布局腔室的布局可以相同,但是1号腔室和2号腔室的结构不同。It should be noted that the layout of the semiconductor process equipment in the related art and the layout of the chambers disclosed in this application may be the same, but the structures of the No. 1 chamber and the No. 2 chamber are different.
本发明上文实施例中重点描述的是各个实施例之间的不同,各个实施例之间不同的优化特征只要不矛盾,均可以组合形成更优的实施例,考虑到行文简洁,在此则不再赘述。The above-mentioned embodiments of the present invention focus on the differences between the various embodiments. As long as the different optimization features of the various embodiments do not contradict each other, they can be combined to form a better embodiment. Considering the brevity of the text, here No longer.
以上所述仅为本发明的实施例而已,并不用于限制本发明。对于本领域技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原理之内所作的任何修改、等同替换、改进等,均应包含在本发明的权利要求范围之内。The above descriptions are only examples of the present invention, and are not intended to limit the present invention. Various modifications and variations of the present invention will occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention shall be included within the scope of the claims of the present invention.

Claims (11)

  1. 一种半导体腔室,其特征在于,包括:A semiconductor chamber, characterized in that it comprises:
    第一腔室本体和隔离阀门,所述隔离阀门设置于所述第一腔室本体内,所述隔离阀门分隔所述第一腔室本体的内腔形成至少两个工艺腔,所述第一腔室本体开设有晶片传输口,所述晶片传输口与所述至少两个工艺腔中的一个所述工艺腔相连通;The first chamber body and the isolation valve, the isolation valve is arranged in the first chamber body, the isolation valve separates the inner cavity of the first chamber body to form at least two process chambers, the first The chamber body is provided with a wafer transfer port, and the wafer transfer port communicates with one of the at least two process chambers;
    控温组件,每个所述工艺腔中均设置有所述控温组件,相邻的两个所述工艺腔内的两个所述控温组件的控温效果不相同;A temperature control component, each of the process chambers is provided with the temperature control component, and the temperature control effects of the two temperature control components in two adjacent process chambers are different;
    第一承载部和第二承载部,所述第一承载部和所述第二承载部分别位于相邻的两个所述工艺腔内,在相邻的两个所述工艺腔之间的所述隔离阀门开启的情况下,所述第一承载部能够运动至所述第二承载部所在的所述工艺腔内,且将所述晶片在所述第一承载部和所述第二承载部之间转载。The first bearing part and the second bearing part, the first bearing part and the second bearing part are located in two adjacent process chambers respectively, and all the process chambers between the two adjacent process chambers When the isolation valve is opened, the first carrying part can move into the process chamber where the second carrying part is located, and place the wafer between the first carrying part and the second carrying part Reprinted between.
  2. 根据权利要求1所述的半导体腔室,其特征在于,所述第二承载部包括多个子承载部,多个子承载部沿对应的所述工艺腔内壁的周向均匀设置;每个所述子承载部均包括固定部和伸缩部,其中,所述固定部与对应的所述工艺腔内壁可拆卸连接,所述伸缩部与所述固定部连接,且可作伸缩运动,以能够在伸出时承载所述晶片的边缘区域,在回缩时避让所述晶片。The semiconductor chamber according to claim 1, wherein the second carrier includes a plurality of sub-carriers, and the plurality of sub-carriers are evenly arranged along the circumferential direction of the corresponding inner wall of the process chamber; each of the sub-carriers The carrying parts each include a fixed part and a telescopic part, wherein the fixed part is detachably connected to the corresponding inner wall of the process chamber, and the telescopic part is connected to the fixed part and can perform telescopic movement, so as to be able to Carries the edge region of the wafer while retracting and avoids the wafer when retracting.
  3. 根据权利要求1或2所述的半导体腔室,其特征在于,所述第一承载部包括沿所述工艺腔的周向间隔分布的多个顶针,多个所述顶针能够共同顶起所述晶片,并使之上升至高于所述第二承载部所在的高度位置处。The semiconductor chamber according to claim 1 or 2, wherein the first carrying portion includes a plurality of ejector pins distributed at intervals along the circumference of the process chamber, and the plurality of ejector pins can jointly lift up the wafer, and make it rise to a position higher than the height of the second carrying part.
  4. 根据权利要求1或2所述的半导体腔室,其特征在于,所述半导体腔室还包括至少两个第一抽气管路,各个所述第一抽气管路的一端一一对应地与各个所述工艺腔相连通,各个所述第一抽气管路的另一端用于与真空控 制器相连通,所述第一抽气管路设置有第一阀门,所述第一阀门控制所述真空控制器与对应的所述工艺腔相连通或断开。The semiconductor chamber according to claim 1 or 2, characterized in that the semiconductor chamber further comprises at least two first gas extraction lines, and one end of each of the first gas extraction lines is in one-to-one correspondence with each of the first gas extraction lines. The process chamber is connected, the other end of each of the first pumping pipelines is used to communicate with the vacuum controller, the first pumping pipeline is provided with a first valve, and the first valve controls the vacuum controller It is connected or disconnected with the corresponding process chamber.
  5. 根据权利要求1或2所述的半导体腔室,其特征在于,所述半导体腔室还包括第二腔室本体和第二抽气管路,所述第一腔室本体位于所述第二腔室本体内且二者间隔设置,所述第二腔室本体的内腔与所述第二抽气管路的一端相连通,所述第二抽气管路的另一端用于与真空控制器相连通,所述第二抽气管路设置有第二阀门,所述第二阀门控制所述真空控制器与所述第二腔室本体的内腔相连通或断开。The semiconductor chamber according to claim 1 or 2, wherein the semiconductor chamber further comprises a second chamber body and a second pumping pipeline, the first chamber body is located in the second chamber The body and the two are arranged at intervals, the inner cavity of the second chamber body communicates with one end of the second exhaust pipeline, and the other end of the second exhaust pipeline is used to communicate with the vacuum controller, The second pumping line is provided with a second valve, and the second valve controls the connection or disconnection of the vacuum controller with the inner cavity of the second chamber body.
  6. 根据权利要求1或2所述的半导体腔室,其特征在于,所述半导体腔室还包括至少两个工艺气体管路,各个所述工艺气体管路的一端一一对应地与各个所述工艺腔相连通,各个所述工艺气体管路的另一端用于与工艺气体源相连通,所述工艺气体管路设置有管路阀门,所述管路阀门控制所述工艺气体源与对应的所述工艺腔相连通或断开。The semiconductor chamber according to claim 1 or 2, characterized in that, the semiconductor chamber further comprises at least two process gas pipelines, and one end of each of the process gas pipelines is in one-to-one correspondence with each of the process gas pipelines. The other end of each process gas pipeline is used to communicate with the process gas source, the process gas pipeline is provided with a pipeline valve, and the pipeline valve controls the process gas source and the corresponding The process chamber is connected or disconnected.
  7. 根据权利要求1或2所述的半导体腔室,其特征在于,所述第一腔室本体包括至少两个腔体部,所述腔体部的内部构成所述工艺腔,且所述腔体部开设有通孔,相邻的两个所述腔体部的所述通孔相对设置,相邻的两个所述腔体部之间具有装配间隙,所述隔离阀门位于所述装配间隙内,且位于相对的两个所述通孔之间。The semiconductor chamber according to claim 1 or 2, wherein the first chamber body comprises at least two cavity parts, the interior of the cavity parts constitutes the process chamber, and the cavity A through hole is opened in the part, the through holes of the two adjacent cavity parts are oppositely arranged, there is an assembly gap between the two adjacent cavity parts, and the isolation valve is located in the assembly gap , and located between the two opposite through holes.
  8. 根据权利要求1或2所述的半导体腔室,其特征在于,所述半导体腔室还包括检测元件和控制元件,所述检测元件与所述控制元件控制相连,所述检测元件设置于所述第一承载部所在的工艺腔内,所述检测元件用于检测所述第一承载部与所述隔离阀门的距离;The semiconductor chamber according to claim 1 or 2, wherein the semiconductor chamber further comprises a detection element and a control element, the detection element is connected to the control element, and the detection element is arranged on the In the process chamber where the first bearing part is located, the detection element is used to detect the distance between the first bearing part and the isolation valve;
    当所述第一承载部与所述隔离阀门之间的距离大于或等于预设安全开 关距离的情况下,所述控制元件控制所述隔离阀门开启或关闭。When the distance between the first bearing part and the isolation valve is greater than or equal to the preset safety switch distance, the control element controls the isolation valve to open or close.
  9. 根据权利要求1或2所述的半导体腔室,其特征在于,所述隔离阀门为气动控制阀门,所述半导体腔室包括通气管路,所述通气管路与所述隔离阀门相连通,通过控制所述通气管路通气或断气,以控制所述隔离阀门开启或关闭。The semiconductor chamber according to claim 1 or 2, wherein the isolation valve is a pneumatically controlled valve, the semiconductor chamber includes a vent line, and the vent line communicates with the isolation valve, through Controlling the venting or shutting off of the venting pipeline, so as to control the opening or closing of the isolation valve.
  10. 根据权利要求9所述的半导体腔室,其特征在于,所述通气管路包括第一通气管路和第二通气管路,所述第一通气管路和所述第二通气管路均与所述隔离阀门相连通;The semiconductor chamber according to claim 9, wherein the ventilation pipeline comprises a first ventilation pipeline and a second ventilation pipeline, and both the first ventilation pipeline and the second ventilation pipeline are connected to The isolation valves are connected;
    在控制所述第一通气管路通气,且所述第二通气管路断气的情况下,所述隔离阀门开启;When the ventilation of the first ventilation pipeline is controlled and the ventilation of the second ventilation pipeline is cut off, the isolation valve is opened;
    在控制所述第一通气管路断气,且所述第二通气管路通气的情况下,所述隔离阀门关闭。Under the condition that the first ventilation circuit is controlled to be cut off and the second ventilation circuit is ventilated, the isolation valve is closed.
  11. 一种半导体工艺设备,其特征在于,包括第一工艺腔室和第二工艺腔室,所述第一工艺腔室为权利要求1至10中任一项所述的半导体腔室,所述第一工艺腔室和所述第二工艺腔室的数量均为多个,所述多个第一工艺腔室和所述多个第二工艺腔室间隔分布,每个所述第一工艺腔室的晶片可传输至空闲的所述第二工艺腔室内。A semiconductor process equipment, characterized in that it comprises a first process chamber and a second process chamber, the first process chamber is the semiconductor chamber according to any one of claims 1 to 10, and the second The number of a process chamber and the number of the second process chamber is multiple, the plurality of first process chambers and the plurality of second process chambers are distributed at intervals, and each of the first process chambers The wafers can be transferred to the idle second process chamber.
PCT/CN2022/112665 2021-08-18 2022-08-16 Semiconductor chamber and semiconductor process device WO2023020454A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110947384.8 2021-08-18
CN202110947384.8A CN115938972A (en) 2021-08-18 2021-08-18 Semiconductor chamber and semiconductor processing equipment

Publications (1)

Publication Number Publication Date
WO2023020454A1 true WO2023020454A1 (en) 2023-02-23

Family

ID=85240076

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/112665 WO2023020454A1 (en) 2021-08-18 2022-08-16 Semiconductor chamber and semiconductor process device

Country Status (3)

Country Link
CN (1) CN115938972A (en)
TW (1) TWI822251B (en)
WO (1) WO2023020454A1 (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110253037A1 (en) * 2009-10-09 2011-10-20 Canon Anelva Corporation Vacuum heating and cooling apparatus
CN104616955A (en) * 2013-11-04 2015-05-13 北京北方微电子基地设备工艺研究中心有限责任公司 Plasma processing equipment
CN104752275A (en) * 2013-12-29 2015-07-01 北京北方微电子基地设备工艺研究中心有限责任公司 Processing chamber and semiconductor processing equipment
CN110828273A (en) * 2018-08-09 2020-02-21 北京北方华创微电子装备有限公司 Plasma apparatus and plasma system
CN111323076A (en) * 2018-12-13 2020-06-23 夏泰鑫半导体(青岛)有限公司 Detection device and process chamber detection method
CN111477582A (en) * 2020-05-28 2020-07-31 深圳市捷佳伟创新能源装备股份有限公司 Silicon wafer process cavity, silicon wafer processing equipment and silicon wafer processing method
CN112490149A (en) * 2020-11-13 2021-03-12 北京北方华创微电子装备有限公司 Semiconductor processing equipment and method for detecting existence of wafer in process chamber

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209357A (en) * 1979-05-18 1980-06-24 Tegal Corporation Plasma reactor apparatus
TW526580B (en) * 2002-01-24 2003-04-01 Taiwan Semiconductor Mfg Semiconductor wafer transmission system combined with temperature control apparatus
US8587331B2 (en) * 2009-12-31 2013-11-19 Tommie E. Berry Test systems and methods for testing electronic devices
CN110416351A (en) * 2018-04-27 2019-11-05 北京创昱科技有限公司 Chip processing system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110253037A1 (en) * 2009-10-09 2011-10-20 Canon Anelva Corporation Vacuum heating and cooling apparatus
CN104616955A (en) * 2013-11-04 2015-05-13 北京北方微电子基地设备工艺研究中心有限责任公司 Plasma processing equipment
CN104752275A (en) * 2013-12-29 2015-07-01 北京北方微电子基地设备工艺研究中心有限责任公司 Processing chamber and semiconductor processing equipment
CN110828273A (en) * 2018-08-09 2020-02-21 北京北方华创微电子装备有限公司 Plasma apparatus and plasma system
CN111323076A (en) * 2018-12-13 2020-06-23 夏泰鑫半导体(青岛)有限公司 Detection device and process chamber detection method
CN111477582A (en) * 2020-05-28 2020-07-31 深圳市捷佳伟创新能源装备股份有限公司 Silicon wafer process cavity, silicon wafer processing equipment and silicon wafer processing method
CN112490149A (en) * 2020-11-13 2021-03-12 北京北方华创微电子装备有限公司 Semiconductor processing equipment and method for detecting existence of wafer in process chamber

Also Published As

Publication number Publication date
CN115938972A (en) 2023-04-07
TWI822251B (en) 2023-11-11
TW202310134A (en) 2023-03-01

Similar Documents

Publication Publication Date Title
US20140076494A1 (en) Processing system
TWI717034B (en) Side storage pod, electronic device processing systems, and methods of processing substrates
US9472432B1 (en) Dedicated hot and cold end effectors for improved throughput
KR102350501B1 (en) Methods and apparatus for rapidly cooling a substrate
TWI553767B (en) Vacuum treatment apparatus
JP2016029700A (en) Substrate processing device and method
TWI714085B (en) Dual load lock chamber and processing system including the dual load lock chamber
KR100510610B1 (en) Method and device for heat treatment
JP3380652B2 (en) Processing equipment
TW202025367A (en) Multi-station processing chamber for semiconductor
US10425990B2 (en) Vacuum processing device
WO2023020454A1 (en) Semiconductor chamber and semiconductor process device
TW202217909A (en) Multiple process semiconductor processing system
US20020012581A1 (en) Substrate processing apparatus and method for manufacturing a semiconductor device
WO2016019120A1 (en) Multi-substrate thermal management apparatus
KR20180051914A (en) Loadlock chamber and substrate processing apparatus having the same
JP2005259858A (en) Substrate processing apparatus
JP7442349B2 (en) Board transfer system and load lock module
TWI601230B (en) Substrate processing system
JP2002093715A (en) Semiconductor-manufacturing apparatus
JP2019149578A (en) Substrate processing apparatus and substrate processing method
KR20160095698A (en) heating element, Heater assembly and Cluster Apparatus Including The Same
CN214099612U (en) Electrostatic chuck and semiconductor device using the same
CN219793106U (en) Wafer metal coating system
KR102241600B1 (en) Loadlock chamber and system for treating substrate with the loadlock chamber

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22857766

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE