WO2022213844A1 - Convertisseur analogique-numérique sigma-delta et son procédé de commande - Google Patents

Convertisseur analogique-numérique sigma-delta et son procédé de commande Download PDF

Info

Publication number
WO2022213844A1
WO2022213844A1 PCT/CN2022/083620 CN2022083620W WO2022213844A1 WO 2022213844 A1 WO2022213844 A1 WO 2022213844A1 CN 2022083620 W CN2022083620 W CN 2022083620W WO 2022213844 A1 WO2022213844 A1 WO 2022213844A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
input
analog
digital converter
amplitude
Prior art date
Application number
PCT/CN2022/083620
Other languages
English (en)
Chinese (zh)
Inventor
斯高腾彼得
Original Assignee
大唐恩智浦半导体（徐州）有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大唐恩智浦半导体（徐州）有限公司 filed Critical 大唐恩智浦半导体（徐州）有限公司
Priority to JP2023556529A priority Critical patent/JP2024512929A/ja
Publication of WO2022213844A1 publication Critical patent/WO2022213844A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Definitions

  • the invention relates to the technical field of electronic circuits, in particular to a Sigma-Delta analog-to-digital converter and a control method thereof.
  • Sigma-Delta analog-to-digital converter (ADC, Analog Digital Converter) is a widely used high-precision analog-to-digital converter.
  • the Sigma-Delta analog-to-digital converter adopts technologies such as oversampling, noise shaping and digital filtering, which have the advantages of high precision and low power consumption.
  • FIG. 1A is a schematic structural diagram of a Sigma-Delta analog-to-digital converter.
  • a sigma-delta analog-to-digital converter generally includes two components, a sigma-delta modulator 110 and a digital filter 120 .
  • the Sigma-Delta modulator 110 oversamples the analog input signal Input at a speed much higher than the Nyquist sampling rate, and outputs a bit stream (Bit Stream) of one bit.
  • the density of "1" in the bit stream corresponds to the size of the analog input signal Input.
  • the digital filter 120 filters the bit stream to obtain a very high conversion resolution.
  • FIG. 1B is a schematic structural diagram of a first-order Sigma-Delta modulator.
  • the Sigma-Delta modulator may consist of an integrator 111 and a comparator 112 .
  • the integrator 111 includes an operational amplifier OA1 (Operational Amplifier, OA) and a capacitor C1.
  • the input current signal Iinput is connected to one input terminal of the operational amplifier OA1, and provides a channel of input voltage V1 to the operational amplifier OA1.
  • the reference voltage Vref is connected to the other input terminal of the operational amplifier OA1.
  • the output terminal of the operational amplifier OA1 is connected to an input terminal of the comparator 112 , and the output signal 114 of the operational amplifier OA1 is used as an input signal of the comparator 112 .
  • the reference voltage Vref is also connected to another input terminal of the comparator 112 , and the reference voltage Vref is used as another input signal of the comparator 112 .
  • the comparator 112 is used to compare the output signal 114 with the reference voltage Vref, and outputs a bit stream signal 115 at the output.
  • the output end of the comparator 112 is connected to one end of the switch-mode current source J1, and the switch-mode current source J1 is also connected to the input current signal Iinput to form a feedback loop for adjusting according to the bit stream signal 115 output by the comparator 112 The magnitude of the input voltage V1.
  • FIG. 1C is a partial signal waveform diagram of the Sigma-Delta modulator shown in FIG. 1B in a working state.
  • the broken lines 131 and 132 are used to represent the voltage waveform of the output signal 114 of the operational amplifier OA1 ; the square waves 141 and 142 are used to represent the bit stream signal 115 output by the comparator 112 .
  • the rising segment and the falling segment in the broken lines 131 and 132 correspond to the charging process and the discharging process of the capacitor C1, respectively.
  • a high level in the square waves 141 , 142 represents a digital "1" in the bitstream signal 115 and a low level represents a digital "0" in the bitstream signal 115 .
  • the duty cycle (duty-cycle) of the bit stream signal 115 refers to the proportion of the number “1” in the whole cycle in one cycle.
  • the duty cycle of the square wave 141 is relatively small, and the duty cycle of the square wave 142 is relatively large.
  • the output signal 114 of the operational amplifier OA1 is represented by the broken line 131 and corresponds to the bit stream signal 141; when the input voltage V1 is high, the output signal 114 of the operational amplifier OA1 is represented by the broken line 132 and corresponds to the bit stream signal 141 Stream signal 142 .
  • FIG. 1C Also shown in FIG. 1C are the supply voltage level Vdd and the common ground level Vss in the circuit of the Sigma-Delta modulator.
  • the gap M1 It can also be called the supply margin; when the input voltage V1 is high, the output signal 114 of the operational amplifier OA1 is relatively close to the common ground level Vss, and the gap between the valley point 134 of the broken line 132 and the common ground level Vss M2 is relatively small, and the gap M2 can also be referred to as the ground margin.
  • the power supply margin and ground margin of the output signal 114 of the operational amplifier OA1 are relatively small, that is, the voltage swing allowed by the Sigma-Delta ADC
  • the frame space is small.
  • the voltage swing is limited to the voltage swing space of Vdd-Vref or Vref-Vss.
  • the small voltage swing headroom limits the normal operation of the operational amplifier OA1.
  • the smaller voltage swing space also limits the value of the capacitor C1 in the integrator 111 to not be too large.
  • the value of the capacitor C1 should not be too small.
  • the large capacitance will affect the accuracy of the integrator for the limited voltage swing space, and will also occupy a large chip area and increase the power consumption of the circuit. Therefore, it is desirable for the analog-to-digital converter to have a larger swing space and to reduce the size of the capacitor C1.
  • the technical problem to be solved by the present invention is to provide a Sigma-Delta analog-to-digital converter with increased swing space and a control method thereof.
  • the technical solution adopted by the present invention to solve the above technical problem is a Sigma-Delta analog-to-digital converter, which is characterized in that it includes an integrating unit and a comparing unit, wherein the integrating unit has a fixed first reference signal, and the The comparison unit has a variable second reference signal whose magnitude is proportional to the magnitude of the input analog signal of the analog-to-digital converter.
  • the integration unit has a first integration input terminal, a second integration input terminal and an integration output terminal, the integration input signal is connected to the first integration input terminal, and the first reference signal connected to the second integral input end, a first capacitor is connected between the first integral input end and the integral output end; and the comparison unit has a first comparison input end and a second comparison input end and a comparison output terminal, the integration output terminal is connected to the first comparison input terminal, the second reference signal is connected to the second comparison input terminal, and the comparison output terminal outputs a bit stream signal; wherein, The magnitude of the integrated input signal is increased or decreased in accordance with the bitstream signal.
  • a feedback unit is further included, which is connected to the comparison output terminal, and the feedback unit controls the amplitude of the integrated input signal according to the bit stream signal.
  • the bit stream signal when the bit stream signal is 1, the amplitude of the integrated input signal decreases, and the amplitude of the second reference signal decreases; when the bit stream signal is 0 When , the amplitude of the integrated input signal increases, and the amplitude of the second reference signal increases.
  • the feedback unit includes a switch-mode current source connected to the input analog signal, and when the bit stream signal is 1, the switch-mode current source is turned on to make the integral The amplitude of the input signal decreases; when the bit stream signal is 0, the switch-mode current source is turned off, so that the amplitude of the integrated input signal increases.
  • a second reference signal generating circuit including a first impedance and a current source, a first end of the first impedance is connected to the current source, and a first end of the first impedance is connected to the current source.
  • the second terminal is connected to the switch mode current source, and the first terminal provides the second reference signal.
  • the first impedance includes a nonlinear impedance element.
  • the present invention also proposes a control method for a Sigma-Delta analog-to-digital converter, wherein the analog-to-digital converter includes an integrating unit and a comparing unit, and is characterized in that it includes: providing a fixed first number to the integrating unit. a reference signal; and a variable second reference signal is provided to the comparison unit, the amplitude of the second reference signal is proportional to the amplitude of the input analog signal of the analog-to-digital converter.
  • the integration unit has a first integration input terminal, a second integration input terminal and an integration output terminal, the integration input signal is connected to the first integration input terminal, and the first reference signal connected to the second integral input end, a first capacitor is connected between the first integral input end and the integral output end; and the comparison unit has a first comparison input end and a second comparison input end and a comparison output terminal, the integration output terminal is connected to the first comparison input terminal, the second reference signal is connected to the second comparison input terminal, and the comparison output terminal outputs a bit stream signal; wherein, The magnitude of the integrated input signal is increased or decreased in accordance with the bitstream signal.
  • the bit stream signal when the bit stream signal is 1, the amplitude of the integrated input signal decreases, and the amplitude of the second reference signal decreases; when the bit stream signal is 0 When , the amplitude of the integrated input signal increases, and the amplitude of the second reference signal increases.
  • a variable second reference signal is provided for the comparison unit, so that the analog-to-digital converter has a larger swing space.
  • This larger swing headroom allows both supply voltage reduction and capacitor size reduction, thereby reducing the area required for the analog-to-digital conversion circuit.
  • 1A is a schematic structural diagram of a Sigma-Delta analog-to-digital converter
  • 1B is a schematic structural diagram of a first-order Sigma-Delta modulator
  • Fig. 1C is a partial signal waveform diagram of the Sigma-Delta modulator shown in Fig. 1B in a working state;
  • FIG. 2 is a schematic structural diagram of a Sigma-Delta analog-to-digital converter according to an embodiment of the present invention
  • FIG. 3 is a schematic structural diagram of a Sigma-Delta analog-to-digital converter according to another embodiment of the present invention.
  • FIG. 4 is a partial signal waveform diagram of the Sigma-Delta analog-to-digital converter of the embodiment shown in FIG. 3 in a working state;
  • FIG. 5 is an exemplary flowchart of a control method of a Sigma-Delta analog-to-digital converter according to an embodiment of the present invention.
  • orientations indicated by the orientation words such as “front, rear, top, bottom, left, right", “horizontal, vertical, vertical, horizontal” and “top, bottom” etc.
  • positional relationship is usually based on the orientation or positional relationship shown in the drawings, which is only for the convenience of describing the present application and simplifying the description, and these orientations do not indicate or imply the indicated device or element unless otherwise stated. It must have a specific orientation or be constructed and operated in a specific orientation, so it cannot be construed as a limitation on the protection scope of the application; the orientation words “inside and outside” refer to the inside and outside relative to the contour of each component itself.
  • FIG. 2 is a schematic structural diagram of a Sigma-Delta analog-to-digital converter according to an embodiment of the present invention.
  • the Sigma-Delta analog-to-digital converter 200 in this embodiment includes: an integrating unit 210 and a comparing unit 220, wherein the integrating unit 210 has a fixed first For the reference signal Vref1 , the comparison unit 220 has a variable second reference signal Vref2 , and the amplitude of the second reference signal Vref2 is proportional to the amplitude of the input analog signal Input of the analog-to-digital converter 200 .
  • the analog-to-digital converter 200 can output a bit stream signal at the output end 221 of the comparison unit 220 according to the input analog signal Input.
  • the first reference signal Vref1 has a fixed amplitude.
  • the function of the first reference signal Vref1 to the integrating unit 210 is the same as the function of the reference signal Vref shown in FIG. 1B to the integrator 111 .
  • the amplitude of the second reference signal Vref2 may change proportionally with the amplitude of the input analog signal Input, that is, when the amplitude of the input analog signal Input increases, the amplitude of the second reference signal Vref2 The amplitude also increases. When the amplitude of the input analog signal Input decreases, the amplitude of the second reference signal Vref2 also decreases.
  • FIG. 2 What is shown in FIG. 2 is only an example, and is not used to limit the specific implementation of how to make the second reference signal Vref2 change with the change of the input analog signal Input. Those skilled in the art can use any method to make the amplitude of the second reference signal Vref2 proportional to the amplitude of the input analog signal Input of the analog-to-digital converter 200 in any manner.
  • the present invention does not limit the specific electrical signals of the input analog signal Input, the first reference signal Vref1 and the second reference signal Vref2, which may be a current signal or a voltage signal.
  • the magnitude or level of the signal mentioned in this specification refers to the magnitude of the signal, for the current signal it refers to the magnitude of the current, and for the voltage signal it refers to the magnitude of the voltage.
  • a larger second reference signal Vref2 is used for a larger or higher input analog signal Input, and a smaller second reference signal Vref2 is used for a smaller or lower input analog signal Input
  • the reference signal Vref2 can increase the swing space of the analog-to-digital converter 200 .
  • a larger capacitor such as the first capacitor C1 , can be used in the integration unit 210 to improve the overall performance of the analog-to-digital converter 200 .
  • FIG. 3 is a schematic structural diagram of a Sigma-Delta analog-to-digital converter according to another embodiment of the present invention.
  • the analog-to-digital converter 300 includes an integrating unit 310 and a comparing unit 320, wherein the integrating unit 310 has a first integrating input end 311, a second integrating input end 312 and an integrating output end 313, and integrates the input signal V1 is connected to the first integration input terminal 311, the first reference signal Vref1 is connected to the second integration input terminal 312, and a first capacitor C1 is connected between the first integration input terminal 311 and the integration output terminal 313;
  • the comparison unit 320 has The first comparison input terminal 321, the second comparison input terminal 322 and the comparison output terminal 323, the integral output terminal 313 is connected to the first comparison input terminal 321, the second reference signal Vref2 is connected to the second comparison input terminal 322, and the comparison output terminal
  • the terminal 323 outputs the bit stream signal BS; wherein the amplitude of the integrated input signal V1 increases
  • the integrated input signal V1, the first reference signal Vref1 and the second reference signal Vref2 are all voltage signals, and the input analog signal Input is a current signal.
  • the amplitude of the integrated input signal V1 is simultaneously affected by the input analog signal Input and the bit stream signal BS.
  • the input analog signal Input is a current signal
  • the amplitude of the integrated input signal V1 gradually increases with the input of the input analog signal Input.
  • the first reference signal Vref1 with a fixed amplitude is used as one input signal of the integrating unit 310
  • the integrated input signal V1 is used as another input signal of the integrating unit 310 .
  • the integration output signal V2 of the integration output terminal 313 of the integration unit 310 will decrease to prevent the integration input signal V1 from continuing to increase.
  • the analog-to-digital converter 300 of the present invention further includes a feedback unit 330, which can control the amplitude of the integrated input signal V1 according to the bit stream signal BS.
  • the present invention does not limit the specific implementation of the feedback unit 330 .
  • the feedback unit 330 includes a switch-mode current source J1 connected to the input analog signal Input.
  • the switch-mode current source J1 When the bit stream signal BS is 1, the switch-mode current source J1 is turned on to integrate the input signal The amplitude of V1 decreases; when the bit stream signal BS is 0, the switch mode current source J1 is turned off, so that the amplitude of the integral input signal V1 increases.
  • the switch-mode current source J1 includes three terminals A, B, and C. As shown in FIG. The input analog signal Input is connected to the terminal A, the bit stream signal BS is connected to the terminal C, and the terminal C is connected to the common ground level Vss.
  • the working principle of the feedback unit 330 will be described below.
  • the switch-mode current source J1 Assuming that in the initial state, the switch-mode current source J1 is in a closed state, and the integral input signal V1 gradually increases with the input of the input analog signal Input.
  • V1>Vref1 the integral output signal V2 decreases.
  • the switch-mode current source J1 is turned on, causing the integral input signal V1 to be pulled low.
  • V1 ⁇ Vref1 the integrated output signal V2 increases.
  • the switch-mode current source J1 is turned off, and the amplitude of the integrated input signal V1 is gradually increased again.
  • the bit stream signal BS output by the comparison unit 320 changes according to the amplitude of the integrated input signal V1, and the bit stream The duty cycle of the signal BS corresponds to the variation law of the integrated input signal V1.
  • FIG. 4 is a partial signal waveform diagram of a Sigma-Delta analog-to-digital converter in a working state according to an embodiment of the present invention. This part of the signal corresponds to the analog-to-digital converter 300 shown in FIG. 3 .
  • the broken lines 411 and 412 represent the integration output signal V2 output by the integration output terminal 313 of the integration unit 310 ;
  • the square waves 421 and 422 represent the bit stream signal BS output by the comparison output terminal 323 of the comparison unit 320 ;
  • the two dotted lines respectively correspond to the second reference signals Vref2 of two different sizes.
  • the rising segment and the falling segment in the broken lines 411 and 412 correspond to the charging process and the discharging process of the first capacitor C1, respectively.
  • the broken line 411 corresponds to the case where the integrated input signal V1 is small, and the second reference signal Vref2 is also smaller at this time; the broken line 412 corresponds to the case where the integrated input signal V1 is larger, and the second reference signal Vref2 is also smaller at this time. big.
  • the high level in the square waves 421 and 422 represents the digital "1" in the bit stream signal BS, and the low level represents the digital "0" in the bit stream signal BS.
  • the duty cycle (duty-cycle) of the bit stream signal BS refers to the proportion of the number "1" in the whole cycle in one cycle, the duty cycle of the square wave 421 is relatively small, and the duty cycle of the square wave 422 is relatively large.
  • FIG. 4 Also shown in FIG. 4 are the supply voltage level Vdd and the common ground level Vss. Referring to the broken line 411 in FIG. 4 , when the integrated input signal V1 is small, since the second reference voltage Vref2 is also small, the integrated output signal V2 is located in the middle position between Vdd and Vss as a whole, and the peak point 413 of the broken line 411 is the same as the one shown in FIG.
  • the power supply margin between the power supply voltage levels Vdd is M3; when the integrated input signal V1 is large, since the second reference voltage Vref2 is also large, the integrated output signal V2 is still located in the middle position between Vdd and Vss as a whole, the broken line 412
  • the ground margin between the valley point 414 and the common ground level Vss is M4. Comparing FIG. 4 and FIG. 1C , it is obvious that the analog-to-digital converter 300 of the present invention enables the integrated output signal V2 to have a large power supply margin and a grounding margin, so that the analog-to-digital converter 300 has a large swing space.
  • the larger swing space enables the analog-to-digital converter 300 of the present invention not only to reduce its supply voltage, but also to reduce the size of the first capacitor C1, thereby reducing the occupied area of the entire analog-to-digital converter 300 on the chip.
  • the size of the first capacitor C1 may be half of the original size.
  • the analog-to-digital converter 300 of the present invention further includes a second reference signal generating circuit 340, including a first impedance R1 and a current source J2, and the first end 341 of the first impedance R1 is connected to The current source J2 is connected, the second terminal 342 of the first impedance R1 is connected to the switch mode current source J1, and the first terminal 341 provides the second reference signal Vref2.
  • a second reference signal generating circuit 340 including a first impedance R1 and a current source J2, and the first end 341 of the first impedance R1 is connected to The current source J2 is connected, the second terminal 342 of the first impedance R1 is connected to the switch mode current source J1, and the first terminal 341 provides the second reference signal Vref2.
  • the second end 342 of the first impedance R1 is connected to the terminal B of the switch mode current source J1. Therefore, the second reference signal Vref2 can vary with the variation of the integrated input signal V1.
  • the second reference signal Vref2 is also larger; when the integration input signal V1 is smaller, the second reference signal Vref2 is also smaller.
  • the present invention does not limit the type of the current source J2.
  • current source J2 and switch-mode current source J1 are the same type of current source.
  • the present invention does not limit the type and size of the first impedance R1.
  • the first impedance R1 may be an impedance element such as a resistance, an inductance, a capacitance, or the like, or an impedance network composed of a plurality of various impedance elements.
  • the first impedance R1 comprises a non-linear impedance element with non-linear characteristics. In this way, it can be avoided that the second reference signal Vref2 is too small to affect the bit stream signal BS output by the comparison unit 320 .
  • the integrating unit 310 in the analog-to-digital converter 300 shown in FIG. 3 includes an integrator, that is, the analog-to-digital converter 300 is a first-order analog-to-digital converter.
  • a plurality of integrating units 350 may be further included between the integrating unit 310 and the comparing unit 320 , and the number of the integrating units connected in series determines the order of the analog-to-digital converter 300 .
  • the number of integrating units 350 can be set as required.
  • the first reference voltage Vref1 serves as a reference signal for a plurality of integration units at the same time.
  • FIG. 5 is an exemplary flowchart of a control method of a Sigma-Delta analog-to-digital converter according to an embodiment of the present invention.
  • the analog-to-digital converter controlled by the control method of the embodiment of the present invention should include the integration unit and the comparison unit as described above.
  • the control method of this embodiment includes the following steps:
  • Step S510 providing a fixed first reference signal to the integrating unit.
  • Step S520 Provide a variable second reference signal to the comparison unit, the amplitude of the second reference signal is proportional to the amplitude of the input analog signal of the analog-to-digital converter.
  • control method of the present invention can be implemented by the analog-to-digital converter described above, so the foregoing description and accompanying drawings can be used to illustrate the control method of the present invention.
  • control method of the present invention can also be performed by other control circuits and analog-to-digital converters.
  • the integration unit has a first integration input terminal, a second integration input terminal, and an integration output terminal, the integration input signal is connected to the first integration input terminal, and the first reference signal is connected to the second integration terminal.
  • the input terminals are connected, and a first capacitor is connected between the first integration input terminal and the integration output terminal; and the comparison unit has a first comparison input terminal, a second comparison input terminal and a comparison output terminal, and the integration output terminal is connected to the first comparison input terminal.
  • a comparison input terminal is connected, the second reference signal is connected to the second comparison input terminal, and the comparison output terminal outputs a bit stream signal; wherein, the amplitude of the integral input signal increases or decreases according to the bit stream signal.
  • the bit stream signal when the bit stream signal is 1, the amplitude of the integrated input signal decreases, and the amplitude of the second reference signal decreases; when the bit stream signal is 0, the amplitude of the integrated input signal increases, The amplitude of the second reference signal increases.
  • a variable second reference signal is provided for the comparison unit, so that the analog-to-digital converter has a larger swing space.
  • This larger swing headroom allows both supply voltage reduction and capacitor size reduction, thereby reducing the area required for the analog-to-digital conversion circuit.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

L'invention concerne un convertisseur analogique-numérique sigma-delta et son procédé de commande. Le convertisseur analogique-numérique sigma-delta comprend une unité d'intégration et une unité de comparaison. L'unité d'intégration présente un premier signal de référence fixe. L'unité de comparaison présente un deuxième signal de référence variable. L'amplitude du deuxième signal de référence est directement proportionnelle à l'amplitude d'un signal analogique d'entrée du convertisseur analogique-numérique. Le deuxième signal de référence variable est fourni pour l'unité de comparaison, de sorte que le convertisseur analogique-numérique présente un espace d'oscillation plus grand, qui peut réduire une tension d'alimentation électrique et réduire la taille d'un condensateur, ce qui permet de réduire la surface requise par le convertisseur analogique-numérique.
PCT/CN2022/083620 2021-04-08 2022-03-29 Convertisseur analogique-numérique sigma-delta et son procédé de commande WO2022213844A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2023556529A JP2024512929A (ja) 2021-04-08 2022-03-29 シグマ－デルタアナログ・デジタル変換器及びその制御方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110379099.0A CN115208400A (zh) 2021-04-08 2021-04-08 Sigma-Delta模数转换器及其控制方法
CN202110379099.0 2021-04-08

Publications (1)

Publication Number Publication Date
WO2022213844A1 true WO2022213844A1 (fr) 2022-10-13

Family

ID=83545033

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/083620 WO2022213844A1 (fr) 2021-04-08 2022-03-29 Convertisseur analogique-numérique sigma-delta et son procédé de commande

Country Status (3)

Country Link
JP (1) JP2024512929A (fr)
CN (1) CN115208400A (fr)
WO (1) WO2022213844A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1394558A1 (fr) * 2002-08-26 2004-03-03 Alcatel Dispositif de test de sécurité d'un convertisseur analogique-numérique
CN101814918A (zh) * 2009-02-24 2010-08-25 恩益禧电子股份有限公司 模拟-数字转换器
CN102291144A (zh) * 2010-06-18 2011-12-21 佳能株式会社 A/d转换器、使用多个a/d转换器的固态图像传感器和a/d转换器的驱动方法
CN107643445A (zh) * 2017-06-16 2018-01-30 华东师范大学 基于高速比较器和rc积分电路的幅度测量方法及系统

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1394558A1 (fr) * 2002-08-26 2004-03-03 Alcatel Dispositif de test de sécurité d'un convertisseur analogique-numérique
CN101814918A (zh) * 2009-02-24 2010-08-25 恩益禧电子股份有限公司 模拟-数字转换器
CN102291144A (zh) * 2010-06-18 2011-12-21 佳能株式会社 A/d转换器、使用多个a/d转换器的固态图像传感器和a/d转换器的驱动方法
CN107643445A (zh) * 2017-06-16 2018-01-30 华东师范大学 基于高速比较器和rc积分电路的幅度测量方法及系统

Also Published As

Publication number Publication date
CN115208400A (zh) 2022-10-18
JP2024512929A (ja) 2024-03-21

Similar Documents

Publication Publication Date Title
TWI622260B (zh) 具有斜坡補償的升降壓變換器及其控制器和控制方法
CN205986830U (zh) 数模转换器电路和信号处理系统
CN110061702B (zh) D类放大器电路
US11677413B2 (en) Audio ADC for supporting voice wake-up and electronic device
JP2007528190A (ja) デジタル変調を用いるデジタルｄｃ−ｄｃコンバータ
CN106612070B (zh) 一种电压模降压转换器的负载瞬态响应增强方法及系统
TW201418925A (zh) 改進的補償電路以及應用其的開關電源
CN104935342B (zh) 一种动态过采样模/数转换器及其设计方法
Hwang et al. A low-EMI continuous-time delta-sigma-modulator buck converter with transient response eruption techniques
CN110190849A (zh) 一种逐次逼近型模数转换器
CN103631299B (zh) 一种恒定压差、可变输出电压低压差线性稳压器
US8169259B2 (en) Active filter, delta-sigma modulator, and system
WO2022213844A1 (fr) Convertisseur analogique-numérique sigma-delta et son procédé de commande
CN111384956B (zh) 通过使用δ-σ调制器对电力转换器的控制回路进行数字化
CN104980023B (zh) 一种输出电压控制电路及具有该电路的电源
CN108880548B (zh) 经改进低功率切换式电容器积分器、模/数转换器及切换式电容器放大器
US20230110804A1 (en) Low voltage system for audio amplifiers
CN103338028B (zh) 三重振荡反馈微弱信号处理电路
TWI523391B (zh) 電源轉換器的混合式補償電路
CN110881158A (zh) 集成电路装置和音频播放装置
CN102624385B (zh) 恒定电压到频率增益的压控振荡器
Chen et al. A low-noise fast-transient-response delta-sigma-modulation buck converter with hysteresis-voltage-controlled techniques
CN101106364A (zh) 数字控制滤波器系统和滤波方法
CN109921630B (zh) 一种cot架构的电压控制电路
CN203278793U (zh) 积分器电路

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22783911

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2023556529

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 22783911

Country of ref document: EP

Kind code of ref document: A1