WO2022041859A1 - Mini led chip structure and manufacturing method therefor - Google Patents

Mini led chip structure and manufacturing method therefor Download PDF

Info

Publication number
WO2022041859A1
WO2022041859A1 PCT/CN2021/094249 CN2021094249W WO2022041859A1 WO 2022041859 A1 WO2022041859 A1 WO 2022041859A1 CN 2021094249 W CN2021094249 W CN 2021094249W WO 2022041859 A1 WO2022041859 A1 WO 2022041859A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
metal layer
type
led chip
mini led
Prior art date
Application number
PCT/CN2021/094249
Other languages
French (fr)
Chinese (zh)
Inventor
张帆
黄章挺
Original Assignee
福建兆元光电有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 福建兆元光电有限公司 filed Critical 福建兆元光电有限公司
Publication of WO2022041859A1 publication Critical patent/WO2022041859A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/40Materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
    • H01L33/387Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape with a plurality of electrode regions in direct contact with the semiconductor body and being electrically interconnected by another electrode layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0016Processes relating to electrodes

Definitions

  • the invention relates to the field of chip manufacturing, in particular to a Mini LED chip structure and a manufacturing method thereof.
  • Mini LED chips generally refer to LED chips with a side length of 100 ⁇ 200um. Because of their miniaturization, their application fields and manufacturing technologies are quite different from traditional LEDs; Mini LEDs are generally used for ultra-high resolution LED chips. Outdoor large screens, movie screens and direct-lit backlighting of high-end LCD displays, the above three application scenarios cannot be realized by traditional LEDs.
  • Mini LEDs are used in backlight, display and other fields, Mini LEDs are arranged in high density. Even if a single chip fails, the maintenance cost is high. Therefore, the reliability of the chip is the most important quality indicator of Mini LED products.
  • the main reason for the reliability problem of Mini LED is the chip structure. Metals migrate under the long-term impact of current. To sum up, developing a metal structure that is resistant to current shocks and is not prone to migration is the core technical requirement for improving the quality of Mini LEDs;
  • platinum is usually used as an anti-migration layer in Mini LED chips.
  • the problem of metal layer migration still occurs, including the lower layer covered by platinum. Metal migration issues.
  • the technical problem to be solved by the present invention is to provide a Mini LED chip structure and a manufacturing method thereof, so as to realize a chip structure with higher resistance to current impact and higher resistance to electromigration.
  • the LED chip structure includes a P-type current expansion injection metal layer and an N-type current expansion injection metal layer.
  • the P-type current expansion injection metal layer and the N-type current expansion injection metal layer include anti-migration metal ruthenium.
  • the beneficial effects of the present invention are: in the N/P type current spreading injection metal layer, metal ruthenium is used to replace the traditional metal platinum as the anti-migration layer; Current impact can achieve higher anti-electromigration effect, and the process window of ruthenium metal is stable, and the price is comparable to platinum, so it will not cause cost increase, and can achieve better anti-electricity under the condition of ensuring appropriate cost. Migration effect.
  • FIG. 1 is a schematic structural diagram of a Mini LED chip according to an embodiment of the present invention
  • FIG. 2 is a schematic structural diagram of a P/N type current spreading injection metal layer according to an embodiment of the present invention
  • FIG. 3 is a top view of a P/N type current spreading injection metal layer according to an embodiment of the present invention.
  • FIG. 4 is a flow chart of steps of a method for manufacturing a Mini LED chip according to an embodiment of the present invention.
  • Substrate layer 4. N-type gallium nitride layer; 5. Multilayer quantum well layer; 6. P-type gallium nitride layer; 7. Current spreading layer; 8. First current stabilization layer; 9. P-type current Extended injection metal layer; 10. P-type welding interface metal layer; 11. Buffer insulation layer; 12. Stress release layer; 13. Insulating full-spectrum reflection layer; 14. N-type welding interface metal layer; 15. N-type current Extend the injection metal layer; 16. The second current stabilization layer.
  • a Mini LED chip structure includes a P-type current spreading injection metal layer and an N-type current spreading injection metal layer.
  • the P-type current spreading injection metal layer and the N-type current spreading injection metal layer include Anti-migration metal ruthenium.
  • metal ruthenium is used to replace the traditional metal platinum as the anti-migration layer, and at the same time, the metal ruthenium has better resistance to overdrive and high temperature Excellent characteristics, can achieve higher anti-electromigration effect, and the process window of metal ruthenium is stable, and the price is comparable to platinum, so it will not cause the cost to rise. Electromigration effect.
  • the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are both metal structures as follows: from the side close to the bottom of the Mini LED chip to the side away from the bottom of the Mini LED chip in sequence It is chromium-aluminum-titanium-ruthenium-titanium-ruthenium-titanium-ruthenium-gold.
  • the composite layer composed of ruthenium and titanium can more effectively cover the metals such as aluminum and chromium in the lower layer, and further strengthen the effect of resisting electromigration.
  • the substrate layer also includes a substrate layer, an N-type gallium nitride layer, a multilayer quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current stabilization layer, a P-type welding interface metal layer, and a second current stabilization layer. layer and N-type solder bonding interface metal layer;
  • the N-type gallium nitride layer is located in the middle region on one side of the substrate layer, and the first stacking regions on the side of the N-type gallium nitride layer that is not in contact with the substrate layer are stacked in sequence.
  • a quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current stabilizing layer, a P-type current spreading injection metal layer, and a P-type welding interface metal layer, and the second stack area on the other side is stacked in sequence
  • the substrate layer, N-type gallium nitride layer, multilayer quantum well layer, P-type gallium nitride layer and other structures cooperate with the P-type current expansion injection metal layer and the N-type current expansion injection metal layer to form a complete chip. structure, enabling the production of actual chips.
  • cross-sections of the P-type welding interface metal layer and the N-type welding interface metal layer are T-shaped;
  • a buffer insulating layer is stacked on the outside of the stacking area
  • a stress release layer and an insulating full-spectrum reflection layer are sequentially stacked on the side of the buffer insulating layer away from the substrate layer;
  • One end of the P-type welding interface metal layer is connected to the P-type current spreading injection metal layer, and the other end passes through the stress release layer and the insulating full-spectrum reflective layer and is located at the insulating full-spectrum reflective layer away from the on one side of the stress release layer;
  • One end of the N-type welding interface metal layer is connected to the N-type current spreading injection metal layer, and the other end passes through the insulating buffer layer, the stress release layer and the insulating full-spectrum reflective layer and is located in the insulating full-spectrum reflective layer.
  • the spectrally reflective layer is on the side away from the stress relief layer.
  • an insulating buffer layer, a stress release layer and an insulating full-spectrum reflective layer can further improve the performance of the chip, and improve the overall reliability, life, high current resistance and high temperature resistance of the chip.
  • the metal structures of the P-type welding bonding interface metal layer and the N-type welding bonding interface metal layer are the same, and are chromium-aluminum-titanium-ruthenium-aluminum-titanium-nickel-gold;
  • the titanium-ruthenium-aluminum in the above metal structure is cycled multiple times.
  • metal ruthenium is added to the P-type soldering interface metal layer and the N-type soldering interface metal layer, and the soldering ability of ruthenium is strong, which makes soldering more convenient and can improve the performance of the Mini LED chip.
  • the current spreading layer is indium tin oxide, indium tungsten oxide or nickel-gold alloy.
  • the buffer insulating layer is silicon oxide, titanium oxide, hafnium oxide or tantalum oxide;
  • the stress release layer is silicon oxide or titanium oxide.
  • the provision of the buffer insulating layer is beneficial to the transport of carriers, and the provision of the stress release layer increases the strength of the chip and makes the chip less likely to be damaged.
  • the insulating full spectrum reflection layer is silicon oxide or titanium oxide, and the thickness is 3-7um.
  • the full spectrum reflection side is conducive to transmitting visible light of each spectrum and improving the display performance.
  • a method for manufacturing a Mini LED chip which can manufacture the above-mentioned Mini LED chip structure, including steps:
  • the prepared gallium nitride epitaxial material is transferred according to the first preset pattern by the lithography facility, and then the gallium nitride epitaxial wafer is etched by ICP equipment to form an N-type gallium nitride layer on the substrate;
  • a current expansion layer template is made by an evaporation machine or a sputtering machine, and then the current expansion layer template is pattern-transferred according to a second preset pattern by a photolithography facility, and finally the current expansion layer template is subjected to chemical reagents. Corrosion to form a current spreading layer;
  • the photoresist is transferred according to the third preset pattern by the lithography facility, and then the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are simultaneously formed by electron beam evaporation or sputter evaporation;
  • a P-type welding bonding interface metal layer and an N-type welding bonding interface metal layer are simultaneously fabricated by electron beam evaporation or sputtering evaporation.
  • the buffer insulating layer template is made by PECVD equipment or ALD equipment, and then the buffer insulating layer template is pattern-transferred according to the fourth preset pattern by the lithography facility, and then the buffer insulating layer template is etched by chemical reagents to form a buffer Insulation;
  • the stress release layer template is fabricated by PECVD equipment or optical ion evaporation equipment, and then the stress release layer template is pattern-transferred by the lithography facility according to the fifth preset pattern, and then the stress release layer is formed by chemical etching or ICP etching.
  • Floor a grouping of materials that are used to fabricating the stress release layer template.
  • the insulating full-spectrum reflective layer template is fabricated by optical ion evaporation equipment, the insulating full-spectrum reflective layer template is pattern-transferred by the lithography facility according to the sixth preset pattern, and then formed by chemical etching or ICP etching. Insulating full spectrum reflective layer.
  • the first embodiment of the present invention is:
  • a Mini LED chip structure please refer to Figure 1, including:
  • Substrate layer 3 N-type gallium nitride layer 4, multilayer quantum well layer 5, P-type gallium nitride layer 6, current spreading layer 7, first current stabilization layer 8, P-type current spreading injection metal layer 9, P-type
  • the welding interface metal layer 10 the second current stabilization layer 16, the N-type current spreading injection metal layer 15, the N-type welding interface metal layer 14, the buffer insulating layer 11, the stress release layer 12 and the insulating full spectrum reflection layer 13;
  • the N-type gallium nitride layer 4 is located in the middle area on one side of the substrate layer 3 , and the side of the Mini LED chip close to the other side of the substrate layer 3 is the bottom of the Mini LED chip;
  • the first stacking region on one side is sequentially stacked with a multi-layer quantum well layer 5, a P-type gallium nitride layer 6, a current spreading layer 7, a first current stabilizing layer 8, a P-type current spreading injection metal layer 9 and P-type welding bonding interface metal layer 10, and a second current stabilization layer 16, N-type current spreading injection metal layer 15 and N-type welding bonding interface metal layer 14 are sequentially stacked in the second stacking region on the other side;
  • the cross-sections of the P-type welding interface metal layer 10 and the N-type welding interface metal layer 14 are T-shaped;
  • a buffer insulating layer 11 is stacked on the side, between the first stacking region and the second stacking region, and on the outside of the second stacking region;
  • a stress release layer 12 and an insulating full-spectrum reflective layer 13 are stacked on top of the buffer insulating layer 11 in sequence;
  • P One end of the type welding interface metal layer 10 is connected to the P-type current spreading injection metal layer 9 and the other end passes through the stress relief layer 12 and the insulating full spectrum reflection layer 13 and is located in the insulating full spectrum reflection layer 13 away from the stress relief
  • On one side of the N-type welding interface metal layer 14 is connected to the N-type current spreading injection metal layer 15 and the other end passes through the insulating buffer layer 11, the stress relief layer 12 and the insulating full spectrum the reflective layer 13 is located on the side of the insulating full-spectrum reflective layer 13 away from the stress release layer;
  • a P-type contact surface is formed between the P-type current spreading injection metal layer and the first current stabilization layer; an N-type contact surface is formed between the N-type current spreading injection metal layer and the second current stabilization layer;
  • the P-type current spreading injection metal layer 9 and the N-type current spreading injection metal layer 15 are the following metal structures: including chromium, aluminum, titanium, ruthenium, gold and platinum, close to the side of the substrate layer 3 to the side away from the substrate
  • the bottom layer 3 side is arranged in sequence as chromium-aluminum-titanium-ruthenium-titanium-ruthenium-titanium-ruthenium-gold-titanium-platinum-gold-titanium (Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru) -Au-Ti-Pt-Au-Ti);
  • the metal structure of the P-type welding interface metal layer 10 and the N-type welding interface metal layer 14 are the same, and the side close to the substrate layer 3 to the side far from the substrate layer 3 is chromium-aluminum-titanium-ruthenium-aluminum-titanium - nickel-gold with multiple cycles of titanium-ruthenium-aluminum therein;
  • the current spreading layer 7 is indium tin oxide, indium tungsten oxide or nickel-gold alloy;
  • the buffer insulating layer 11 is silicon oxide, titanium oxide, hafnium oxide or tantalum oxide;
  • the stress release layer 12 is silicon oxide or titanium oxide;
  • the insulating full spectrum reflection layer 13 is silicon oxide or titanium oxide, with a thickness of 3-7um.
  • the second embodiment of the present invention is:
  • a Mini LED chip manufacturing method including:
  • the prepared GaN epitaxial material is pattern-transferred according to the first preset pattern by a photolithography facility, and then an ICP device is used to etch the gallium nitride epitaxial wafer to form an N-type gallium nitride layer on the substrate;
  • the material of the current expansion layer template can be indium tin oxide, indium tungsten oxide, nickel-gold alloy, etc., and then pass the photolithography facility to the current expansion layer template.
  • the pattern transfer is performed according to the second preset pattern, and finally the current spreading layer template is etched by chemical reagents to form a current spreading layer;
  • Chemical reagents can be hydrochloric acid, oxalic acid, ferric chloride;
  • the photoresist is transferred according to the third preset pattern by the lithography facility, and then the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are simultaneously formed by electron beam evaporation or sputter evaporation;
  • the metal layer structure is Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru)-Au-Ti-Pt-Au-Ti, and the excess photoresist is removed by cleaning with a stripper solution;
  • the buffer insulating layer template is made by PECVD equipment or ALD equipment, and the material of the buffer insulating layer template can be silicon oxide, titanium oxide, hafnium oxide, tantalum oxide, etc.
  • Four preset patterns are patterned, transferred to the surface of the processed part of the entire chip, and the buffer insulating layer template is etched by chemical reagents to form a buffer insulating layer;
  • the chemical reagent can be hydrofluoric acid, ammonium fluoride, etc.
  • the material of the stress release layer template can be silicon oxide, titanium oxide, etc., and then use the photolithography facility to make the stress release layer template according to the fifth preset pattern After the pattern transfer is performed, it is transferred to the surface of the processed part of the entire chip, and a stress release layer is formed by chemical etching or ICP etching;
  • the etching solution can be hydrofluoric acid, ammonium fluoride, etc.; if it is ICP etching, the etching gas can be trifluoromethane, carbon tetrafluoride, sulfur hexafluoride, etc.;
  • the insulating full-spectrum reflective layer template is made by optical ion evaporation equipment, the insulating full-spectrum reflective layer template is transferred to the processed part of the entire chip after the pattern is transferred according to the sixth preset pattern by the lithography facility.
  • an insulating full-spectrum reflective layer is formed by chemical etching or ICP etching;
  • the material of the insulating full-spectrum reflective layer template can be silicon oxide, titanium oxide, etc., with a thickness of 3-7um; if it is chemical etching, the etching solution can be hydrofluoric acid, ammonium fluoride, hydrochloric acid, etc.; if it is ICP etching, etching The etching gas can be trifluoromethane, carbon tetrafluoride, sulfur hexafluoride, etc.;
  • the P-type welding bonding interface metal layer and the N-type welding bonding interface metal layer are simultaneously fabricated by electron beam evaporation or sputtering evaporation.
  • the metal layer The structure is Cr-Al-(Ti-Ru-Al) structure in brackets after several cycles of Ti-Ni-Au, and the excess photoresist is removed by cleaning with a degumming solution;
  • the above-mentioned photolithography facility may be a photolithography machine or a photoresist.
  • the present invention provides a Mini LED chip structure and a manufacturing method thereof, using metal ruthenium as the metal material of the anti-migration layer in the P/N type current spreading injection metal layer, and utilizing the better current spreading of metal ruthenium , overdrive resistance, high temperature resistance and environmental corrosion resistance, to achieve the improvement of the above-mentioned aspects of the Mini LED chip, and the cost of metal ruthenium is comparable to the metal platinum used in the anti-migration layer of the prior art, the cost is appropriate, and the improvement The chip performance will not significantly increase the manufacturing cost, and the metal ruthenium is innovatively applied to the P/N type welding interface metal layer.
  • the performance of the welding interface metal layer, the P/N type current expansion injection metal layer and the P/N type welding interface metal layer are all enhanced with metal ruthenium, which improves the strength of the Mini LED chip in many ways and reduces the cost of the Mini LED chip.
  • the probability of failure in use; and, a Mini LED chip manufacturing method provided by the present invention can manufacture a Mini LED chip with the above structure, making it possible to apply ruthenium metal to the actual production of Mini LED chips.

Abstract

A mini LED chip structure and a manufacturing method therefor, the mini LED chip structure comprising a P-shaped current-spreading implanted metal layer (1) and an N-shaped current-spreading implanted metal layer (2). The P-shaped current-spreading implanted metal layer (1) and the N-shaped current-spreading implanted layer (2) comprise anti-migration ruthenium, and because the metal ruthenium is used in the N/P-shaped current-spreading implanted metal layers (1, 2) to replace the traditional metal of platinum as an anti-migration layer, a higher anti-electromigration effect is made possible. In addition, the process window of ruthenium is stable and the price thereof is the same as that of platinum, and therefore costs will not increase, ensuring reasonable costs.

Description

一种Mini LED芯片结构及其制造方法A Mini LED chip structure and its manufacturing method 技术领域technical field
本发明涉及芯片制造领域,尤其涉及一种Mini LED芯片结构及其制造方法。The invention relates to the field of chip manufacturing, in particular to a Mini LED chip structure and a manufacturing method thereof.
背景技术Background technique
Mini LED芯片一般指边长在100~200um之间的LED芯片,因其具有小型化的特点,其应用领域及制造技术与传统LED都有较大差别;Mini LED一般用于超高分辨率的户外大屏幕、电影屏幕及高端LCD显示器的直下式背光,上述3种应用场景都是传统LED不能实现的。Mini LED chips generally refer to LED chips with a side length of 100~200um. Because of their miniaturization, their application fields and manufacturing technologies are quite different from traditional LEDs; Mini LEDs are generally used for ultra-high resolution LED chips. Outdoor large screens, movie screens and direct-lit backlighting of high-end LCD displays, the above three application scenarios cannot be realized by traditional LEDs.
Mini LED的制造难点是:1、尺寸小;2、结构复杂;3、对焊接、耐温、耐电流等等可靠性方面有极高要求;并且Mini LED都是用在背光、显示等领域,Mini LED为高密度排列,就算是单个芯片出现失效,其维修成本也很高,因此芯片的可靠性是Mini LED产品最重要的质量指标,而Mini LED出现可靠性问题的主要原因是芯片结构中的金属在电流的长期冲击下发生迁移导致。综上,开发一款耐电流冲击,不易出现迁移的金属结构是提升Mini LED质量的最核心的技术要求;The manufacturing difficulties of Mini LED are: 1. Small size; 2. Complex structure; 3. Very high requirements for reliability in welding, temperature resistance, current resistance, etc.; LEDs are used in backlight, display and other fields, Mini LEDs are arranged in high density. Even if a single chip fails, the maintenance cost is high. Therefore, the reliability of the chip is the most important quality indicator of Mini LED products. The main reason for the reliability problem of Mini LED is the chip structure. Metals migrate under the long-term impact of current. To sum up, developing a metal structure that is resistant to current shocks and is not prone to migration is the core technical requirement for improving the quality of Mini LEDs;
现有技术中通常使用铂作为Mini LED芯片中的抗迁移层,在面对超小尺寸和较大的电流密度及长时间的电流冲击时,还是会出现金属层迁移问题,包含铂覆盖的下层金属迁移问题。In the prior art, platinum is usually used as an anti-migration layer in Mini LED chips. In the face of ultra-small size, large current density and long-term current impact, the problem of metal layer migration still occurs, including the lower layer covered by platinum. Metal migration issues.
技术问题technical problem
本发明所要解决的技术问题是:提供一种Mini LED芯片结构及其制造方法,实现更耐电流冲击、更高抗电迁移的芯片结构。The technical problem to be solved by the present invention is to provide a Mini LED chip structure and a manufacturing method thereof, so as to realize a chip structure with higher resistance to current impact and higher resistance to electromigration.
技术解决方案technical solutions
为了解决上述技术问题,本发明采用的一种技术方案为:In order to solve the above-mentioned technical problems, a kind of technical scheme adopted in the present invention is:
一种Mini LED芯片结构,包括P型电流扩展注入金属层及N型电流扩展注入金属层,所述P型电流扩展注入金属层及N型电流扩展注入金属层包括防迁移金属钌。a Mini The LED chip structure includes a P-type current expansion injection metal layer and an N-type current expansion injection metal layer. The P-type current expansion injection metal layer and the N-type current expansion injection metal layer include anti-migration metal ruthenium.
有益效果beneficial effect
本发明的有益效果在于:在N/P型电流扩展注入金属层中使用金属钌替代传统的金属铂作为抗迁移层,同时金属钌在耐过驱能力和耐高温上具有较优的特性,耐电流冲击,能够实现更高的抗电迁移效果,且金属钌的工艺窗口稳定,价格与铂相当,故也不会造成成本的上升,在保证成本适当的情况下,能够实现更好的抗电迁移效果。The beneficial effects of the present invention are: in the N/P type current spreading injection metal layer, metal ruthenium is used to replace the traditional metal platinum as the anti-migration layer; Current impact can achieve higher anti-electromigration effect, and the process window of ruthenium metal is stable, and the price is comparable to platinum, so it will not cause cost increase, and can achieve better anti-electricity under the condition of ensuring appropriate cost. Migration effect.
附图说明Description of drawings
图1为本发明实施例的一种Mini LED芯片结构示意图;FIG. 1 is a schematic structural diagram of a Mini LED chip according to an embodiment of the present invention;
图2为本发明实施例的P/N型电流扩展注入金属层结构示意图;2 is a schematic structural diagram of a P/N type current spreading injection metal layer according to an embodiment of the present invention;
图3为本发明实施例的P/N型电流扩展注入金属层俯视图;3 is a top view of a P/N type current spreading injection metal layer according to an embodiment of the present invention;
图4为本发明实施例的一种Mini LED芯片制造方法的步骤流程图;FIG. 4 is a flow chart of steps of a method for manufacturing a Mini LED chip according to an embodiment of the present invention;
标号说明:Label description:
1、P型电流扩展注入金属层;2、N型电流扩展注入金属层;1. P-type current expansion injection into the metal layer; 2. N-type current expansion injection into the metal layer;
3、衬底层;4、N型氮化镓层;5、多层量子阱层;6、P型氮化镓层;7、电流扩展层;8、第一电流稳定层;9、P型电流扩展注入金属层;10、P型焊接结合界面金属层;11、缓冲绝缘层;12、应力释放层;13、绝缘全光谱反射层;14、N型焊接结合界面金属层;15、N型电流扩展注入金属层;16、第二电流稳定层。3. Substrate layer; 4. N-type gallium nitride layer; 5. Multilayer quantum well layer; 6. P-type gallium nitride layer; 7. Current spreading layer; 8. First current stabilization layer; 9. P-type current Extended injection metal layer; 10. P-type welding interface metal layer; 11. Buffer insulation layer; 12. Stress release layer; 13. Insulating full-spectrum reflection layer; 14. N-type welding interface metal layer; 15. N-type current Extend the injection metal layer; 16. The second current stabilization layer.
本发明的实施方式Embodiments of the present invention
为详细说明本发明的技术内容、所实现目的及效果,以下结合实施方式并配合附图予以说明。In order to describe in detail the technical content, achieved objects and effects of the present invention, the following descriptions are given with reference to the embodiments and the accompanying drawings.
请参照图1至图3,一种Mini LED芯片结构,包括P型电流扩展注入金属层及N型电流扩展注入金属层,所述P型电流扩展注入金属层及N型电流扩展注入金属层包括防迁移金属钌。Please refer to FIG. 1 to FIG. 3 , a Mini LED chip structure includes a P-type current spreading injection metal layer and an N-type current spreading injection metal layer. The P-type current spreading injection metal layer and the N-type current spreading injection metal layer include Anti-migration metal ruthenium.
从上述描述可知,本发明的有益效果在于:在N/P型电流扩展注入金属层中使用金属钌替代传统的金属铂作为抗迁移层,同时金属钌在耐过驱能力和耐高温上具有较优的特性,能够实现更高的抗电迁移效果,且金属钌的工艺窗口稳定,价格与铂相当,故也不会造成成本的上升,在保证成本适当的情况下,能够实现更好的抗电迁移效果。It can be seen from the above description that the beneficial effects of the present invention are: in the N/P type current spreading injection metal layer, metal ruthenium is used to replace the traditional metal platinum as the anti-migration layer, and at the same time, the metal ruthenium has better resistance to overdrive and high temperature Excellent characteristics, can achieve higher anti-electromigration effect, and the process window of metal ruthenium is stable, and the price is comparable to platinum, so it will not cause the cost to rise. Electromigration effect.
进一步的,所述P型电流扩展注入金属层与所述N型电流扩展注入金属层均为如下金属结构:由靠近Mini LED芯片底部的一侧到远离所述Mini LED芯片底部的一侧依次排列为铬-铝-钛-钌-钛-钌-钛-钌-金。Further, the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are both metal structures as follows: from the side close to the bottom of the Mini LED chip to the side away from the bottom of the Mini LED chip in sequence It is chromium-aluminum-titanium-ruthenium-titanium-ruthenium-titanium-ruthenium-gold.
由上述描述可知,由钌和钛组成复合层,能够更加有效地覆盖下层的铝、铬等金属,进一步加强了抗电迁移的效果。It can be seen from the above description that the composite layer composed of ruthenium and titanium can more effectively cover the metals such as aluminum and chromium in the lower layer, and further strengthen the effect of resisting electromigration.
进一步的,还包括衬底层、N型氮化镓层、多层量子阱层、P型氮化镓层、电流扩展层、第一电流稳定层、P型焊接结合界面金属层、第二电流稳定层以及N型焊接结合界面金属层;Further, it also includes a substrate layer, an N-type gallium nitride layer, a multilayer quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current stabilization layer, a P-type welding interface metal layer, and a second current stabilization layer. layer and N-type solder bonding interface metal layer;
所述N型氮化镓层位于所述衬底层一侧的中间区域,所述N型氮化镓层上不与所述衬底层接触的一面的一侧的第一堆叠区依次叠放有多层量子阱层、P型氮化镓层、电流扩展层、第一电流稳定层、P型电流扩展注入金属层及P型焊接结合界面金属层,且另一侧的第二堆叠区依次叠放有第二电流稳定层、N型电流扩展注入金属层及N型焊接结合界面金属层。The N-type gallium nitride layer is located in the middle region on one side of the substrate layer, and the first stacking regions on the side of the N-type gallium nitride layer that is not in contact with the substrate layer are stacked in sequence. A quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current stabilizing layer, a P-type current spreading injection metal layer, and a P-type welding interface metal layer, and the second stack area on the other side is stacked in sequence There are a second current stabilization layer, an N-type current spreading injection metal layer and an N-type welding interface metal layer.
由上述描述可知,衬底层、N型氮化镓层、多层量子阱层、P型氮化镓层等结构配合P型电流扩展注入金属层及N型电流扩展注入金属层,构成完整的芯片结构,能够实现实际芯片的生产。It can be seen from the above description that the substrate layer, N-type gallium nitride layer, multilayer quantum well layer, P-type gallium nitride layer and other structures cooperate with the P-type current expansion injection metal layer and the N-type current expansion injection metal layer to form a complete chip. structure, enabling the production of actual chips.
进一步的,所述P型焊接结合界面金属层和所述N型焊接结合界面金属层的截面呈类T字型;Further, the cross-sections of the P-type welding interface metal layer and the N-type welding interface metal layer are T-shaped;
所述第一堆叠区的外侧、所述电流扩展层的不与所述P型氮化镓层接触的一侧、所述第一堆叠区及所述第二堆叠区之间及所述第二堆叠区的外侧叠放有缓冲绝缘层;the outer side of the first stack region, the side of the current spreading layer not in contact with the P-type gallium nitride layer, between the first stack region and the second stack region, and the second stack region A buffer insulating layer is stacked on the outside of the stacking area;
所述缓冲绝缘层远离衬底层的一侧依次叠放有应力释放层及绝缘全光谱反射层;A stress release layer and an insulating full-spectrum reflection layer are sequentially stacked on the side of the buffer insulating layer away from the substrate layer;
所述P型焊接结合界面金属层的一端与P型电流扩展注入金属层连接且另一端穿过所述应力释放层及所述绝缘全光谱反射层且位于所述绝缘全光谱反射层远离所述应力释放层的一侧上;One end of the P-type welding interface metal layer is connected to the P-type current spreading injection metal layer, and the other end passes through the stress release layer and the insulating full-spectrum reflective layer and is located at the insulating full-spectrum reflective layer away from the on one side of the stress release layer;
所述N型焊接结合界面金属层的一端与N型电流扩展注入金属层连接且另一端穿过所述绝缘缓冲层、所述应力释放层及所述绝缘全光谱反射层且位于所述绝缘全光谱反射层远离所述应力释放层的一侧上。One end of the N-type welding interface metal layer is connected to the N-type current spreading injection metal layer, and the other end passes through the insulating buffer layer, the stress release layer and the insulating full-spectrum reflective layer and is located in the insulating full-spectrum reflective layer. The spectrally reflective layer is on the side away from the stress relief layer.
由上述描述可知,设置绝缘缓冲层、应力释放层及绝缘全光谱反射层,能够进一步提高芯片的性能,提升芯片整体的可靠性、寿命、耐大电流和耐高温的能力。It can be seen from the above description that the provision of an insulating buffer layer, a stress release layer and an insulating full-spectrum reflective layer can further improve the performance of the chip, and improve the overall reliability, life, high current resistance and high temperature resistance of the chip.
进一步的,所述P型焊接结合界面金属层及所述N型焊接结合界面金属层的金属结构相同,为铬-铝-钛-钌-铝-钛-镍-金;Further, the metal structures of the P-type welding bonding interface metal layer and the N-type welding bonding interface metal layer are the same, and are chromium-aluminum-titanium-ruthenium-aluminum-titanium-nickel-gold;
上述金属结构中的钛-钌-铝多次循环。The titanium-ruthenium-aluminum in the above metal structure is cycled multiple times.
由上述描述可知,在P型焊接结合界面金属层及N型焊接结合界面金属层中加入金属钌,钌的焊接结合能力强,使得焊接更加方便,并且能够提升Mini LED芯片的性能。From the above description, it can be seen that metal ruthenium is added to the P-type soldering interface metal layer and the N-type soldering interface metal layer, and the soldering ability of ruthenium is strong, which makes soldering more convenient and can improve the performance of the Mini LED chip.
进一步的,所述电流扩展层为氧化铟锡、氧化铟钨或镍金合金。Further, the current spreading layer is indium tin oxide, indium tungsten oxide or nickel-gold alloy.
由上述描述可知,设置电流扩展层,能够提升发光效率。It can be seen from the above description that the provision of the current spreading layer can improve the luminous efficiency.
进一步的,所述缓冲绝缘层为氧化硅、氧化钛、氧化铪或氧化钽;Further, the buffer insulating layer is silicon oxide, titanium oxide, hafnium oxide or tantalum oxide;
所述应力释放层为氧化硅或氧化钛。The stress release layer is silicon oxide or titanium oxide.
由上述描述可知,设置缓冲绝缘层,有利于载流子的传输,设置应力释放层,增加了芯片的强度,使芯片不易损坏。It can be seen from the above description that the provision of the buffer insulating layer is beneficial to the transport of carriers, and the provision of the stress release layer increases the strength of the chip and makes the chip less likely to be damaged.
进一步的,所述绝缘全光谱反射层为氧化硅或氧化钛,厚度3-7um。Further, the insulating full spectrum reflection layer is silicon oxide or titanium oxide, and the thickness is 3-7um.
由上述描述可知,全光谱反射侧有利于传输各个频谱的可见光,提升显示性能。It can be seen from the above description that the full spectrum reflection side is conducive to transmitting visible light of each spectrum and improving the display performance.
请参照图4,一种Mini LED芯片制造方法,能够制造出上述的一种Mini LED芯片结构,包括步骤:Please refer to FIG. 4 , a method for manufacturing a Mini LED chip, which can manufacture the above-mentioned Mini LED chip structure, including steps:
S1、通过光刻设施将制备好的氮化镓外延材料按第一预设图形进行图形转移后使用ICP设备刻蚀氮化镓外延片在衬底上形成N型氮化镓层;S1. The prepared gallium nitride epitaxial material is transferred according to the first preset pattern by the lithography facility, and then the gallium nitride epitaxial wafer is etched by ICP equipment to form an N-type gallium nitride layer on the substrate;
S2、先通过蒸镀机或溅射机制作电流扩展层模板,再通过光刻设施将所述电流扩展层模板按照第二预设图形进行图形转移,最后通过化学试剂对所述电流扩展层模板进行腐蚀形成电流扩展层;S2. First, a current expansion layer template is made by an evaporation machine or a sputtering machine, and then the current expansion layer template is pattern-transferred according to a second preset pattern by a photolithography facility, and finally the current expansion layer template is subjected to chemical reagents. Corrosion to form a current spreading layer;
S3、通过光刻设施将光刻胶按第三预设图形进行图形转移后通过电子束蒸镀或溅射蒸镀的方式同时形成P型电流扩展注入金属层及N型电流扩展注入金属层;S3. The photoresist is transferred according to the third preset pattern by the lithography facility, and then the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are simultaneously formed by electron beam evaporation or sputter evaporation;
S4、通过光刻设施将材料按照第七预设图形转移后,通过电子束蒸镀或溅射蒸镀的方式同时制作成P型焊接结合界面金属层及N型焊接结合界面金属层。S4. After the material is transferred according to the seventh preset pattern by a photolithography facility, a P-type welding bonding interface metal layer and an N-type welding bonding interface metal layer are simultaneously fabricated by electron beam evaporation or sputtering evaporation.
由上述描述可知,提供了一种Mini LED芯片制造方法,使制造带钌的P型电流扩展注入金属层及N型电流扩展注入金属层能够在实际生产中应用。It can be seen from the above description that a method for manufacturing a Mini LED chip is provided, so that the P-type current spreading injection metal layer and the N-type current spreading injection metal layer with ruthenium can be applied in actual production.
进一步的,所述S3与所述S4之间,还包括:Further, between the S3 and the S4, it also includes:
通过PECVD设备或ALD设备制成缓冲绝缘层模板,再通过光刻设施将所述缓冲绝缘层模板按照第四预设图形进行图形转移后,通过化学试剂对所述缓冲绝缘层模板进行腐蚀形成缓冲绝缘层;The buffer insulating layer template is made by PECVD equipment or ALD equipment, and then the buffer insulating layer template is pattern-transferred according to the fourth preset pattern by the lithography facility, and then the buffer insulating layer template is etched by chemical reagents to form a buffer Insulation;
通过PECVD设备或光学离子蒸镀设备制作应力释放层模板,再通过光刻设施将所述应力释放层模板按照第五预设图形进行图形转移后,通过化学腐蚀或ICP刻蚀的方式形成应力释放层;The stress release layer template is fabricated by PECVD equipment or optical ion evaporation equipment, and then the stress release layer template is pattern-transferred by the lithography facility according to the fifth preset pattern, and then the stress release layer is formed by chemical etching or ICP etching. Floor;
通过光学离子蒸镀设备制作绝缘全光谱反射层模板后,再通过光刻设施将所述绝缘全光谱反射层模板按照第六预设图形进行图形转移后,通过化学腐蚀或ICP刻蚀的方式形成绝缘全光谱反射层。After the insulating full-spectrum reflective layer template is fabricated by optical ion evaporation equipment, the insulating full-spectrum reflective layer template is pattern-transferred by the lithography facility according to the sixth preset pattern, and then formed by chemical etching or ICP etching. Insulating full spectrum reflective layer.
由上述描述可知,制作缓冲绝缘层、应力释放层和绝缘全光谱反射层,能够实现制造更高性能的芯片。It can be seen from the above description that by fabricating the buffer insulating layer, the stress release layer and the insulating full-spectrum reflective layer, a chip with higher performance can be fabricated.
请参照图1至图3,本发明的实施例一为:Please refer to FIG. 1 to FIG. 3 , the first embodiment of the present invention is:
一种Mini LED芯片结构,请参照图1,具体包括:a Mini LED chip structure, please refer to Figure 1, including:
衬底层3、N型氮化镓层4、多层量子阱层5、P型氮化镓层6、电流扩展层7、第一电流稳定层8、P型电流扩展注入金属层9、P型焊接结合界面金属层10、第二电流稳定层16、N型电流扩展注入金属层15、N型焊接结合界面金属层14、缓冲绝缘层11、应力释放层12以及绝缘全光谱反射层13;Substrate layer 3, N-type gallium nitride layer 4, multilayer quantum well layer 5, P-type gallium nitride layer 6, current spreading layer 7, first current stabilization layer 8, P-type current spreading injection metal layer 9, P-type The welding interface metal layer 10, the second current stabilization layer 16, the N-type current spreading injection metal layer 15, the N-type welding interface metal layer 14, the buffer insulating layer 11, the stress release layer 12 and the insulating full spectrum reflection layer 13;
N型氮化镓层4位于衬底层3一侧的中间区域,Mini LED芯片靠近衬底层3另一侧的一面即为Mini LED芯片的底部;N型氮化镓层4上远离衬底层3的一面上的一侧的第一堆叠区依次叠放有多层量子阱层5、P型氮化镓层6、电流扩展层7、第一电流稳定层8、P型电流扩展注入金属层9及P型焊接结合界面金属层10,且另一侧的第二堆叠区依次叠放有第二电流稳定层16、N型电流扩展注入金属层15及N型焊接结合界面金属层14;The N-type gallium nitride layer 4 is located in the middle area on one side of the substrate layer 3 , and the side of the Mini LED chip close to the other side of the substrate layer 3 is the bottom of the Mini LED chip; The first stacking region on one side is sequentially stacked with a multi-layer quantum well layer 5, a P-type gallium nitride layer 6, a current spreading layer 7, a first current stabilizing layer 8, a P-type current spreading injection metal layer 9 and P-type welding bonding interface metal layer 10, and a second current stabilization layer 16, N-type current spreading injection metal layer 15 and N-type welding bonding interface metal layer 14 are sequentially stacked in the second stacking region on the other side;
P型焊接结合界面金属层10和N型焊接结合界面金属层14的截面呈类T字型;第一堆叠区的外侧、电流扩展层7的不与所述P型氮化镓层接触的一侧、第一堆叠区及第二堆叠区之间及第二堆叠区的外侧叠放有缓冲绝缘层11;缓冲绝缘层11上方依次叠放有应力释放层12及绝缘全光谱反射层13;P型焊接结合界面金属层10的一端与P型电流扩展注入金属层9连接且另一端穿过应力释放层12及所述绝缘全光谱反射层13且位于绝缘全光谱反射层13远离所述应力释放层的一侧上;N型焊接结合界面金属层14的一端与N型电流扩展注入金属层15连接且另一端穿过所述绝缘缓冲层11、所述应力释放层12及所述绝缘全光谱反射层13且位于所述绝缘全光谱反射层13远离所述应力释放层的一侧上;The cross-sections of the P-type welding interface metal layer 10 and the N-type welding interface metal layer 14 are T-shaped; A buffer insulating layer 11 is stacked on the side, between the first stacking region and the second stacking region, and on the outside of the second stacking region; a stress release layer 12 and an insulating full-spectrum reflective layer 13 are stacked on top of the buffer insulating layer 11 in sequence; P One end of the type welding interface metal layer 10 is connected to the P-type current spreading injection metal layer 9 and the other end passes through the stress relief layer 12 and the insulating full spectrum reflection layer 13 and is located in the insulating full spectrum reflection layer 13 away from the stress relief On one side of the N-type welding interface metal layer 14 is connected to the N-type current spreading injection metal layer 15 and the other end passes through the insulating buffer layer 11, the stress relief layer 12 and the insulating full spectrum the reflective layer 13 is located on the side of the insulating full-spectrum reflective layer 13 away from the stress release layer;
P型电流扩展注入金属层与第一电流稳定层之间为P型接触面;N型电流扩展注入金属层与第二电流稳定层之间为N型接触面;A P-type contact surface is formed between the P-type current spreading injection metal layer and the first current stabilization layer; an N-type contact surface is formed between the N-type current spreading injection metal layer and the second current stabilization layer;
请参照图2,P型电流扩展注入金属层9与N型电流扩展注入金属层15均为如下金属结构:包括铬、铝、钛、钌、金及铂,靠近衬底层3一侧至远离衬底层3一侧依次排列为铬-铝-钛-钌-钛-钌-钛-钌-金-钛-铂-金-钛(Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru)-Au-Ti-Pt-Au-Ti);Please refer to FIG. 2 , the P-type current spreading injection metal layer 9 and the N-type current spreading injection metal layer 15 are the following metal structures: including chromium, aluminum, titanium, ruthenium, gold and platinum, close to the side of the substrate layer 3 to the side away from the substrate The bottom layer 3 side is arranged in sequence as chromium-aluminum-titanium-ruthenium-titanium-ruthenium-titanium-ruthenium-gold-titanium-platinum-gold-titanium (Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru) -Au-Ti-Pt-Au-Ti);
P型焊接结合界面金属层10及所述N型焊接结合界面金属层14的金属结构相同,靠近衬底层3一侧至远离衬底层3一侧为为铬-铝-钛-钌-铝-钛-镍-金,且其中的钛-钌-铝多次循环;The metal structure of the P-type welding interface metal layer 10 and the N-type welding interface metal layer 14 are the same, and the side close to the substrate layer 3 to the side far from the substrate layer 3 is chromium-aluminum-titanium-ruthenium-aluminum-titanium - nickel-gold with multiple cycles of titanium-ruthenium-aluminum therein;
电流扩展层7为氧化铟锡、氧化铟钨或镍金合金;缓冲绝缘层11为氧化硅、氧化钛、氧化铪或氧化钽;应力释放层12为氧化硅或氧化钛;绝缘全光谱反射层13为氧化硅或氧化钛,厚度3-7um。The current spreading layer 7 is indium tin oxide, indium tungsten oxide or nickel-gold alloy; the buffer insulating layer 11 is silicon oxide, titanium oxide, hafnium oxide or tantalum oxide; the stress release layer 12 is silicon oxide or titanium oxide; the insulating full spectrum reflection layer 13 is silicon oxide or titanium oxide, with a thickness of 3-7um.
请参照图4,本发明的实施例二为:Please refer to FIG. 4 , the second embodiment of the present invention is:
一种Mini LED芯片制造方法,具体包括:a Mini LED chip manufacturing method, including:
S1、通过光刻设施将制备好的GaN外延材料按第一预设图形进行图形转移后使用ICP设备刻蚀氮化镓外延片在衬底上形成N型氮化镓层;S1. The prepared GaN epitaxial material is pattern-transferred according to the first preset pattern by a photolithography facility, and then an ICP device is used to etch the gallium nitride epitaxial wafer to form an N-type gallium nitride layer on the substrate;
S2、先通过蒸镀机或溅射机制作电流扩展层模板,电流扩展层模板的材料可以是氧化铟锡、氧化铟钨、镍金合金等,再通过光刻设施将所述电流扩展层模板按照第二预设图形进行图形转移,最后通过化学试剂对所述电流扩展层模板进行腐蚀形成电流扩展层;S2. First, use a vapor deposition machine or a sputtering machine to make a current expansion layer template. The material of the current expansion layer template can be indium tin oxide, indium tungsten oxide, nickel-gold alloy, etc., and then pass the photolithography facility to the current expansion layer template. The pattern transfer is performed according to the second preset pattern, and finally the current spreading layer template is etched by chemical reagents to form a current spreading layer;
化学试剂可以为盐酸、草酸、三氯化铁;Chemical reagents can be hydrochloric acid, oxalic acid, ferric chloride;
S3、通过光刻设施将光刻胶按第三预设图形进行图形转移后通过电子束蒸镀或溅射蒸镀的方式同时形成P型电流扩展注入金属层及N型电流扩展注入金属层;金属层结构为Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru)-Au-Ti-Pt-Au-Ti,使用去胶液清洗的方式去除多余的光刻胶;S3. The photoresist is transferred according to the third preset pattern by the lithography facility, and then the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are simultaneously formed by electron beam evaporation or sputter evaporation; The metal layer structure is Cr-Al-(Ti-Ru-Ti-Ru-Ti-Ru)-Au-Ti-Pt-Au-Ti, and the excess photoresist is removed by cleaning with a stripper solution;
S4、通过PECVD设备或ALD设备制成缓冲绝缘层模板,缓冲绝缘层模板的材料可以为氧化硅、氧化钛、氧化铪、氧化钽等,再通过光刻设施将所述缓冲绝缘层模板按照第四预设图形进行图形,转移到整个芯片已加工完成部分的表面,通过化学试剂对所述缓冲绝缘层模板进行腐蚀形成缓冲绝缘层;S4. The buffer insulating layer template is made by PECVD equipment or ALD equipment, and the material of the buffer insulating layer template can be silicon oxide, titanium oxide, hafnium oxide, tantalum oxide, etc. Four preset patterns are patterned, transferred to the surface of the processed part of the entire chip, and the buffer insulating layer template is etched by chemical reagents to form a buffer insulating layer;
化学试剂可以为氢氟酸、氟化铵等;The chemical reagent can be hydrofluoric acid, ammonium fluoride, etc.;
S5、通过PECVD设备或光学离子蒸镀设备制作应力释放层模板,应力释放层模板的材料可以是氧化硅、氧化钛等,再通过光刻设施将所述应力释放层模板按照第五预设图形进行图形转移后,转移到整个芯片已加工完成部分的表面,通过化学腐蚀或ICP刻蚀的方式形成应力释放层;S5, using PECVD equipment or optical ion evaporation equipment to make a stress release layer template, the material of the stress release layer template can be silicon oxide, titanium oxide, etc., and then use the photolithography facility to make the stress release layer template according to the fifth preset pattern After the pattern transfer is performed, it is transferred to the surface of the processed part of the entire chip, and a stress release layer is formed by chemical etching or ICP etching;
若为化学腐蚀,腐蚀液可以是氢氟酸、氟化铵等;若为ICP刻蚀,刻蚀气体可以是三氟甲烷、四氟化碳、六氟化硫等;If it is chemical etching, the etching solution can be hydrofluoric acid, ammonium fluoride, etc.; if it is ICP etching, the etching gas can be trifluoromethane, carbon tetrafluoride, sulfur hexafluoride, etc.;
S6、通过光学离子蒸镀设备制作绝缘全光谱反射层模板后,再通过光刻设施将所述绝缘全光谱反射层模板按照第六预设图形进行图形转移后,转移到整个芯片已加工完成部分的表面,通过化学腐蚀或ICP刻蚀的方式形成绝缘全光谱反射层;S6. After the insulating full-spectrum reflective layer template is made by optical ion evaporation equipment, the insulating full-spectrum reflective layer template is transferred to the processed part of the entire chip after the pattern is transferred according to the sixth preset pattern by the lithography facility. On the surface, an insulating full-spectrum reflective layer is formed by chemical etching or ICP etching;
绝缘全光谱反射层模板的材料可为氧化硅、氧化钛等,厚度为3-7um;若为化学腐蚀,腐蚀液可为氢氟酸、氟化铵、盐酸等;若为ICP刻蚀,刻蚀气体可为三氟甲烷、四氟化碳、六氟化硫等;The material of the insulating full-spectrum reflective layer template can be silicon oxide, titanium oxide, etc., with a thickness of 3-7um; if it is chemical etching, the etching solution can be hydrofluoric acid, ammonium fluoride, hydrochloric acid, etc.; if it is ICP etching, etching The etching gas can be trifluoromethane, carbon tetrafluoride, sulfur hexafluoride, etc.;
S7、通过光刻设施将材料按照第七预设图形转移后,通过电子束蒸镀或溅射蒸镀的方式同时制作成P型焊接结合界面金属层及N型焊接结合界面金属层,金属层结构为Cr-Al-(Ti-Ru-Al)括号内结构多次循环后Ti-Ni-Au,使用去胶液清洗的方式去除多余的光刻胶;S7. After the material is transferred according to the seventh preset pattern by the photolithography facility, the P-type welding bonding interface metal layer and the N-type welding bonding interface metal layer are simultaneously fabricated by electron beam evaporation or sputtering evaporation. The metal layer The structure is Cr-Al-(Ti-Ru-Al) structure in brackets after several cycles of Ti-Ni-Au, and the excess photoresist is removed by cleaning with a degumming solution;
上述的光刻设施可以为光刻机或光刻胶。The above-mentioned photolithography facility may be a photolithography machine or a photoresist.
综上所述,本发明提供了一种Mini LED芯片结构及其制造方法,使用金属钌作为P/N型电流扩展注入金属层中抗迁移层的金属材料,利用金属钌更优的电流扩展性、耐过驱能力、耐高温能力及耐环境腐蚀能力,实现对Mini LED芯片上述各个方面的提升,并且金属钌的成本与现有技术抗迁移层中使用的金属铂相当,成本适当,在提高芯片性能的同时不会使制造成本大幅上升,并且,创新地将金属钌应用于P/N型焊接结合界面金属层,钌的焊接结合能力较强,在使用端焊接方便,提升P/N型焊接结合界面金属层的性能,P/N型电流扩展注入金属层及P/N型焊接结合界面金属层都使用金属钌进行性能加强,多方面提升了Mini LED芯片的强度,减少Mini LED芯片在使用中失效的概率;并且,本发明所提供的一种Mini LED芯片制造方法,能够制造出上述结构的一种Mini LED芯片,使得将金属钌应用于Mini LED芯片的实际生产中成为可能。In summary, the present invention provides a Mini LED chip structure and a manufacturing method thereof, using metal ruthenium as the metal material of the anti-migration layer in the P/N type current spreading injection metal layer, and utilizing the better current spreading of metal ruthenium , overdrive resistance, high temperature resistance and environmental corrosion resistance, to achieve the improvement of the above-mentioned aspects of the Mini LED chip, and the cost of metal ruthenium is comparable to the metal platinum used in the anti-migration layer of the prior art, the cost is appropriate, and the improvement The chip performance will not significantly increase the manufacturing cost, and the metal ruthenium is innovatively applied to the P/N type welding interface metal layer. The performance of the welding interface metal layer, the P/N type current expansion injection metal layer and the P/N type welding interface metal layer are all enhanced with metal ruthenium, which improves the strength of the Mini LED chip in many ways and reduces the cost of the Mini LED chip. The probability of failure in use; and, a Mini LED chip manufacturing method provided by the present invention can manufacture a Mini LED chip with the above structure, making it possible to apply ruthenium metal to the actual production of Mini LED chips.
以上所述仅为本发明的实施例,并非因此限制本发明的专利范围,凡是利用本发明说明书及附图内容所作的等同变换,或直接或间接运用在相关的技术领域,均同理包括在本发明的专利保护范围内。The above descriptions are only examples of the present invention, and are not intended to limit the scope of the present invention. Any equivalent transformations made by using the contents of the description and drawings of the present invention, or directly or indirectly applied in related technical fields, are similarly included in the within the scope of patent protection of the present invention.

Claims (10)

  1. 一种Mini LED芯片结构,包括P型电流扩展注入金属层及N型电流扩展注入金属层,其特征在于,所述P型电流扩展注入金属层及N型电流扩展注入金属层包括防迁移金属钌。A Mini LED chip structure includes a P-type current expansion injection metal layer and an N-type current expansion injection metal layer, characterized in that the P-type current expansion injection metal layer and the N-type current expansion injection metal layer include anti-migration metal ruthenium .
  2. 根据权利要求1所述的一种Mini LED芯片结构,其特征在于,所述P型电流扩展注入金属层与所述N型电流扩展注入金属层均为如下金属结构:由靠近Mini LED芯片底部的一侧到远离所述Mini LED芯片底部的一侧依次排列为铬-铝-钛-钌-钛-钌-钛-钌-金-钛-铂-金-钛。The Mini LED chip structure according to claim 1, wherein the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are both the following metal structures: The order from one side to the side away from the bottom of the Mini LED chip is chromium-aluminum-titanium-ruthenium-titanium-ruthenium-titanium-ruthenium-gold-titanium-platinum-gold-titanium.
  3. 根据权利要求1所述的一种Mini LED芯片结构,其特征在于,还包括衬底层、N型氮化镓层、多层量子阱层、P型氮化镓层、电流扩展层、第一电流稳定层、P型焊接结合界面金属层、第二电流稳定层以及N型焊接结合界面金属层;A Mini LED chip structure according to claim 1, further comprising a substrate layer, an N-type gallium nitride layer, a multilayer quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current a stabilization layer, a P-type welding interface metal layer, a second current stabilization layer, and an N-type welding interface metal layer;
    所述N型氮化镓层位于所述衬底层一侧的中间区域,所述N型氮化镓层上不与所述衬底层接触的一面的一侧的第一堆叠区依次叠放有多层量子阱层、P型氮化镓层、电流扩展层、第一电流稳定层、P型电流扩展注入金属层及P型焊接结合界面金属层,且另一侧的第二堆叠区依次叠放有第二电流稳定层、N型电流扩展注入金属层及N型焊接结合界面金属层。The N-type gallium nitride layer is located in the middle region on one side of the substrate layer, and the first stacking regions on the side of the N-type gallium nitride layer that is not in contact with the substrate layer are stacked in sequence. A quantum well layer, a P-type gallium nitride layer, a current spreading layer, a first current stabilizing layer, a P-type current spreading injection metal layer, and a P-type welding interface metal layer, and the second stack area on the other side is stacked in sequence There are a second current stabilization layer, an N-type current spreading injection metal layer and an N-type welding interface metal layer.
  4. 根据权利要求3所述的一种Mini LED芯片结构,其特征在于,所述P型焊接结合界面金属层和所述N型焊接结合界面金属层的截面呈类T字型;The Mini LED chip structure according to claim 3, wherein the cross-sections of the P-type welding-bonding interface metal layer and the N-type welding-bonding interface metal layer are T-shaped;
    所述第一堆叠区的外侧、所述电流扩展层的不与所述P型氮化镓层接触的一侧、所述第一堆叠区及所述第二堆叠区之间及所述第二堆叠区的外侧叠放有缓冲绝缘层;the outer side of the first stack region, the side of the current spreading layer not in contact with the P-type gallium nitride layer, between the first stack region and the second stack region, and the second stack region A buffer insulating layer is stacked on the outside of the stacking area;
    所述缓冲绝缘层远离衬底层的一侧依次叠放有应力释放层及绝缘全光谱反射层;A stress release layer and an insulating full-spectrum reflection layer are sequentially stacked on the side of the buffer insulating layer away from the substrate layer;
    所述P型焊接结合界面金属层的一端与P型电流扩展注入金属层连接且另一端穿过所述应力释放层及所述绝缘全光谱反射层且位于所述绝缘全光谱反射层远离所述应力释放层的一侧上;One end of the P-type welding interface metal layer is connected to the P-type current spreading injection metal layer, and the other end passes through the stress release layer and the insulating full-spectrum reflective layer and is located at the insulating full-spectrum reflective layer away from the on one side of the stress release layer;
    所述N型焊接结合界面金属层的一端与N型电流扩展注入金属层连接且另一端穿过所述绝缘缓冲层、所述应力释放层及所述绝缘全光谱反射层且位于所述绝缘全光谱反射层远离所述应力释放层的一侧上。One end of the N-type welding interface metal layer is connected to the N-type current spreading injection metal layer, and the other end passes through the insulating buffer layer, the stress release layer and the insulating full-spectrum reflective layer and is located in the insulating full-spectrum reflective layer. The spectrally reflective layer is on the side away from the stress relief layer.
  5. 根据权利要求3所述的一种Mini LED芯片结构,其特征在于,所述P型焊接结合界面金属层及所述N型焊接结合界面金属层的金属结构相同,为铬-铝-钛-钌-铝-钛-镍-金;The structure of a Mini LED chip according to claim 3, wherein the metal structure of the P-type welding interface metal layer and the N-type welding interface metal layer are the same, and are chromium-aluminum-titanium-ruthenium - aluminum-titanium-nickel-gold;
    上述金属结构中的钛-钌-铝多次循环。The titanium-ruthenium-aluminum in the above metal structure is cycled multiple times.
  6. 根据权利要求3所述的一种Mini LED芯片结构,其特征在于,所述电流扩展层为氧化铟锡、氧化铟钨或镍金合金。A Mini LED chip structure according to claim 3, wherein the current spreading layer is indium tin oxide, indium tungsten oxide or nickel-gold alloy.
  7. 根据权利要求4所述的一种Mini LED芯片结构,其特征在于,所述缓冲绝缘层为氧化硅、氧化钛、氧化铪或氧化钽;A Mini LED chip structure according to claim 4, wherein the buffer insulating layer is silicon oxide, titanium oxide, hafnium oxide or tantalum oxide;
    所述应力释放层为氧化硅或氧化钛。The stress release layer is silicon oxide or titanium oxide.
  8. 根据权利要求4所述的一种Mini LED芯片结构,其特征在于,所述绝缘全光谱反射层为氧化硅或氧化钛,厚度3-7um。A Mini LED chip structure according to claim 4, wherein the insulating full-spectrum reflective layer is silicon oxide or titanium oxide, with a thickness of 3-7um.
  9. 一种Mini LED芯片制造方法,能够制造出权利要求3或4所述的一种Mini LED芯片结构,其特征在于,包括步骤:A method for manufacturing a Mini LED chip, capable of manufacturing a Mini LED chip structure as claimed in claim 3 or 4, characterized in that it includes the steps of:
    S1、通过光刻设施将制备好的氮化镓外延材料按第一预设图形进行图形转移后使用ICP设备刻蚀氮化镓外延片在衬底上形成N型氮化镓层;S1. The prepared gallium nitride epitaxial material is transferred according to the first preset pattern by the lithography facility, and then the gallium nitride epitaxial wafer is etched by ICP equipment to form an N-type gallium nitride layer on the substrate;
    S2、先通过蒸镀机或溅射机制作电流扩展层模板,再通过光刻设施将所述电流扩展层模板按照第二预设图形进行图形转移,最后通过化学试剂对所述电流扩展层模板进行腐蚀形成电流扩展层;S2. First, a current expansion layer template is made by a vapor deposition machine or a sputtering machine, and then the current expansion layer template is pattern-transferred according to a second preset pattern by a photolithography facility, and finally the current expansion layer template is processed by chemical reagents. Corrosion to form a current spreading layer;
    S3、通过光刻设施将光刻胶按第三预设图形进行图形转移后通过电子束蒸镀或溅射蒸镀的方式同时形成P型电流扩展注入金属层及N型电流扩展注入金属层;S3. The photoresist is transferred according to the third preset pattern by the lithography facility, and then the P-type current expansion injection metal layer and the N-type current expansion injection metal layer are simultaneously formed by electron beam evaporation or sputter evaporation;
    S4、通过光刻设施将材料按照第七预设图形转移后,通过电子束蒸镀或溅射蒸镀的方式同时制作成P型焊接结合界面金属层及N型焊接结合界面金属层。S4. After the material is transferred according to the seventh preset pattern by a photolithography facility, a P-type welding bonding interface metal layer and an N-type welding bonding interface metal layer are simultaneously fabricated by electron beam evaporation or sputtering evaporation.
  10. 根据权利要求9所述的一种Mini LED芯片制造方法,其特征在于,所述S3与所述S4之间,还包括:The method for manufacturing a Mini LED chip according to claim 9, wherein, between the S3 and the S4, further comprising:
    通过PECVD设备或ALD设备制成缓冲绝缘层模板,再通过光刻设施将所述缓冲绝缘层模板按照第四预设图形进行图形转移后,通过化学试剂对所述缓冲绝缘层模板进行腐蚀形成缓冲绝缘层;The buffer insulating layer template is made by PECVD equipment or ALD equipment, and then the buffer insulating layer template is pattern-transferred according to the fourth preset pattern by the lithography facility, and then the buffer insulating layer template is etched by chemical reagents to form a buffer Insulation;
    通过PECVD设备或光学离子蒸镀设备制作应力释放层模板,再通过光刻设施将所述应力释放层模板按照第五预设图形进行图形转移后,通过化学腐蚀或ICP刻蚀的方式形成应力释放层;The stress release layer template is fabricated by PECVD equipment or optical ion evaporation equipment, and then the stress release layer template is pattern-transferred by the lithography facility according to the fifth preset pattern, and then the stress release layer is formed by chemical etching or ICP etching. Floor;
    通过光学离子蒸镀设备制作绝缘全光谱反射层模板后,再通过光刻设施将所述绝缘全光谱反射层模板按照第六预设图形进行图形转移后,通过化学腐蚀或ICP刻蚀的方式形成绝缘全光谱反射层。After the insulating full-spectrum reflective layer template is fabricated by optical ion evaporation equipment, the insulating full-spectrum reflective layer template is pattern-transferred by the lithography facility according to the sixth preset pattern, and then formed by chemical etching or ICP etching. Insulating full spectrum reflective layer.
PCT/CN2021/094249 2020-08-31 2021-05-18 Mini led chip structure and manufacturing method therefor WO2022041859A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010892708.8A CN111969088A (en) 2020-08-31 2020-08-31 Mini LED chip structure and manufacturing method thereof
CN202010892708.8 2020-08-31

Publications (1)

Publication Number Publication Date
WO2022041859A1 true WO2022041859A1 (en) 2022-03-03

Family

ID=73399953

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/094249 WO2022041859A1 (en) 2020-08-31 2021-05-18 Mini led chip structure and manufacturing method therefor

Country Status (2)

Country Link
CN (1) CN111969088A (en)
WO (1) WO2022041859A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111969088A (en) * 2020-08-31 2020-11-20 福建兆元光电有限公司 Mini LED chip structure and manufacturing method thereof
CN113410364B (en) * 2021-06-18 2022-11-25 聚灿光电科技(宿迁)有限公司 Micro LED and preparation method thereof
CN114388673B (en) * 2021-12-08 2023-11-14 华灿光电(浙江)有限公司 Micro light-emitting diode chip and preparation method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101205536B1 (en) * 2011-11-22 2012-11-27 일진머티리얼즈 주식회사 Manufacturing Method of Light Emitting Diode
CN104868028A (en) * 2014-02-25 2015-08-26 璨圆光电股份有限公司 Light emitting diode chip
CN107863430A (en) * 2016-09-21 2018-03-30 丰田合成株式会社 Light-emitting component and its manufacture method
CN111081832A (en) * 2019-12-26 2020-04-28 福建兆元光电有限公司 Mini LED chip and manufacturing method
CN111969088A (en) * 2020-08-31 2020-11-20 福建兆元光电有限公司 Mini LED chip structure and manufacturing method thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110491897B (en) * 2015-04-22 2021-04-13 新世纪光电股份有限公司 Light emitting element and method for manufacturing the same
CN109545948A (en) * 2018-11-30 2019-03-29 厦门理工学院 A kind of LED chip and preparation method thereof improving positive light
CN109786537A (en) * 2018-12-27 2019-05-21 华中科技大学鄂州工业技术研究院 Full-inorganic LED encapsulation structure and preparation method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101205536B1 (en) * 2011-11-22 2012-11-27 일진머티리얼즈 주식회사 Manufacturing Method of Light Emitting Diode
CN104868028A (en) * 2014-02-25 2015-08-26 璨圆光电股份有限公司 Light emitting diode chip
CN107863430A (en) * 2016-09-21 2018-03-30 丰田合成株式会社 Light-emitting component and its manufacture method
CN111081832A (en) * 2019-12-26 2020-04-28 福建兆元光电有限公司 Mini LED chip and manufacturing method
CN111969088A (en) * 2020-08-31 2020-11-20 福建兆元光电有限公司 Mini LED chip structure and manufacturing method thereof

Also Published As

Publication number Publication date
CN111969088A (en) 2020-11-20

Similar Documents

Publication Publication Date Title
WO2022041859A1 (en) Mini led chip structure and manufacturing method therefor
CN111081832B (en) Mini LED chip and manufacturing method
US7696088B2 (en) Manufacturing methods of metal wire, electrode and TFT array substrate
US10784242B2 (en) Display substrate and fabrication method thereof, display panel and display device
CN110993756B (en) LED chip and manufacturing method thereof
KR100826375B1 (en) Nitride based semiconductor light emitting device and method for fabricating the same
CN102956770B (en) Nitride semiconductor light-emitting element, nitride semiconductor light-emitting device, and method of manufacturing nitride semiconductor light-emitting element
WO2021022594A1 (en) Array substrate, display panel, and manufacturing method of array substrate
CN109560100B (en) Forward-mounted GaN-based LED micro-display device and manufacturing method thereof
CN109923681A (en) Display device manufacturing method, display device and electronic equipment
JP2020126828A (en) Manufacturing process of pixel for oled microdisplay
CN106058003B (en) A method of promoting LED chip brightness
US20100273331A1 (en) Method of fabricating a nano/micro structure
CN110444684A (en) Anode plate and preparation method thereof, display panel
WO2021237892A1 (en) Led chip applied to display screen and preparation method therefor
WO2023087314A1 (en) Light-emitting diode and preparation method therefor, and display panel
CN109860349A (en) A kind of LED chip and its manufacturing method
KR102612253B1 (en) flip chip light emitting diode
CN116031337A (en) Manufacturing method of LED flip chip
US7445949B2 (en) Method of manufacturing semiconductor laser device structure
WO2019174121A1 (en) Display panel, display panel fabricating method, and electronic device
WO2023070520A1 (en) Light-emitting chip and preparation method therefor, and light-emitting device
CN115472729A (en) Small-sized light-emitting diode structure and manufacturing method thereof
CN108172669A (en) A kind of aluminium electrode LED chip and preparation method thereof
CN110518105B (en) Preparation method and structure of flip LED chip reflecting electrode

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21859704

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21859704

Country of ref document: EP

Kind code of ref document: A1