WO2021208640A1 - 脉冲宽度调制电路、调制方法及电子设备 - Google Patents
脉冲宽度调制电路、调制方法及电子设备 Download PDFInfo
- Publication number
- WO2021208640A1 WO2021208640A1 PCT/CN2021/079750 CN2021079750W WO2021208640A1 WO 2021208640 A1 WO2021208640 A1 WO 2021208640A1 CN 2021079750 W CN2021079750 W CN 2021079750W WO 2021208640 A1 WO2021208640 A1 WO 2021208640A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- control word
- target
- circuit
- frequency control
- pulse
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 28
- 230000004044 response Effects 0.000 claims description 25
- 230000000630 rising effect Effects 0.000 claims description 20
- 238000004891 communication Methods 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 21
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 9
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 9
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 7
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/017—Adjustment of width or dutycycle of pulses
Definitions
- the present disclosure relates to the field of communication technology, and in particular to a pulse width modulation circuit, a modulation method, and an electronic device.
- Pulse width modulation is a method of digitally encoding analog signal levels to generate pulse signals, and is widely used in measurement and communication fields.
- the PWM circuit generally includes a counter control unit, and the counter control unit can be used to control the frequency and duty ratio of the pulse signal finally generated by the PWM circuit.
- the present disclosure provides a pulse width modulation circuit, a modulation method, and electronic equipment.
- the technical solutions are as follows:
- a pulse width modulation circuit includes: a control word providing circuit and a pulse generating circuit, the control word providing circuit is connected to the pulse generating circuit;
- the control word providing circuit is used to obtain a target duty cycle, generate a first target frequency control word and a second target frequency control word based on the target duty cycle, and combine the first target frequency control word with the first target frequency control word Outputting two target frequency control words to the pulse generating circuit, wherein the ratio of the first target frequency control word and the second target frequency control word is the target duty cycle;
- the pulse generating circuit is configured to respond to the first target frequency control word and the second target frequency control word to output a target pulse signal with a duty cycle of the target duty cycle.
- the pulse generation circuit includes: a comparison sub-circuit, a pulse generation sub-circuit, and an output selection sub-circuit;
- the comparison sub-circuit is respectively connected with the control word supply circuit, the pulse generation sub-circuit and the output selection sub-circuit, and the control word supply circuit is used to combine the first target frequency control word and the first target frequency control word.
- Two target frequency control words are output to the comparison sub-circuit; the comparison sub-circuit is used to determine whether the first target frequency control word and the second target frequency control word are equal, if the first target frequency control word Is not equal to the second target frequency control word, output the first target frequency control word and the second target frequency control word to the pulse generating sub-circuit, and output the first control word to the output selection sub-circuit Signal; if the first target frequency control word and the second target frequency control word are equal, output a second control signal to the output selection sub-circuit;
- the pulse generation sub-circuit is connected to the output selection sub-circuit, and the pulse generation sub-circuit is configured to generate the target pulse signal and respond to the first target frequency control word and the second target frequency control word. Output to the output selection sub-circuit;
- the output selection sub-circuit is configured to output the target pulse signal provided by the pulse generating sub-circuit in response to the first control signal, and output a target pulse signal with a duty cycle of 1 in response to the second control signal .
- control word providing circuit includes: a controller and a memory, and a plurality of control word pairs are stored in the memory, and each of the control word pairs includes a first candidate frequency control word and a second backup. Selecting a frequency control word, and the ratios of the first candidate frequency control word and the second candidate frequency control word included in each control word pair are not equal;
- the controller is connected to the memory, and the controller is configured to determine a target control word pair from a plurality of control word pairs stored in the memory based on the target duty ratio, and the target control word pair includes the first The ratio of a candidate frequency control word to a second candidate frequency control word is the target duty cycle;
- the controller is further configured to determine a first candidate frequency control word included in the target control word pair as the first target frequency control word, and control a second candidate frequency control word included in the target control word pair The word is determined as the second target frequency control word.
- the memory has multiple storage areas, each of the storage areas stores one control word pair, and the control word pairs stored in each storage area are different;
- the controller is configured to determine an address of a target storage area from the plurality of storage areas based on the target duty ratio, and obtain the target control word from the target storage area based on the address of the target storage area right;
- the pulse generating sub-circuit includes: an initial pulse generating module and a target pulse generating module;
- the initial pulse generating module is connected to the target pulse generating module, and the initial pulse generating module is used to generate a plurality of initial pulses and output them to the target pulse generating module, wherein any two adjacent initial pulses are The phase difference between the two is the same;
- the target pulse generation module is also connected to the comparison sub-circuit and the output selection sub-circuit respectively, and the target pulse generation module is configured to be based on the plurality of initial pulses and the first output of the comparison sub-circuit.
- the target frequency control word and the second target frequency control word generate a target pulse signal whose duty ratio is the target duty ratio, and output the target pulse signal to the output selection sub-circuit.
- the target pulse generation module includes: an input unit, a selection unit, and an output unit;
- the input unit is respectively connected to the control word providing circuit and the selection unit, and the input unit is configured to output a selection to the selection unit based on the first target frequency control word and the second target frequency control word control signal;
- the selection unit is further connected to the initial pulse generation module and the output unit respectively, and the selection unit is configured to select and output an initial candidate pulse from the plurality of initial pulses in response to the selection control signal To the output unit;
- the output unit is also connected to the output selection sub-circuit, and the output unit is configured to generate the target pulse signal based on the initial candidate pulse, and output the target pulse signal to the output selection sub-circuit.
- the input unit includes: a first register, a second register, a third register, a fourth register, a first adder, and a second adder;
- the selection unit includes: a first selector, a second selector And a third selector;
- the output unit includes: a D flip-flop, a first inverter, and a second inverter;
- the first adder and the second adder are respectively connected to the control word providing circuit and the third register, and the first adder, the first register, the second register and the third register
- the first selector is connected in sequence
- the second adder, the third register, the fourth register, and the second selector are connected in sequence
- the second register is also connected to the first clock signal terminal
- the first register, the third register and the fourth register are respectively connected to a second clock signal terminal;
- the first adder is used to add the first target frequency control word and the information stored in the third register, and the rise of the second clock signal provided by the second clock signal terminal connected to the first register At the time of the edge, the result of the addition is stored in the first register, and the second register is used to store the first register at the rising edge of the first clock signal provided by the first clock signal terminal to which it is connected The result of the addition stored in, and output to the first selector;
- the second adder is used to add the second target frequency control word and the information stored in the third register, and store it in the When the second clock signal terminal connected to the third register is connected to the rising edge of the second clock signal, the result of the addition is stored in the third register, and the fourth register is used for At the rising edge of the first clock signal provided by the signal terminal, storing the addition result stored in the third register, and outputting it to the second selector;
- the first selector and the second selector are also connected to the initial pulse generating module and the third selector, respectively, and the third selector is also connected to the first input terminal of the D flip-flop and The first clock signal terminal is connected;
- the first selector is configured to select a first candidate pulse from the plurality of initial pulses in response to the addition result output by the second register, and output it to the third selector;
- the second The selector is used to select a second candidate pulse from the plurality of initial pulses in response to the addition result output by the fourth register, and output to the third selector;
- the third selector is used to On the rising edge of the first clock signal provided by the first clock signal terminal to which it is connected, one of the initial candidate pulses is selected from the first candidate pulse and the second candidate pulse, and is output to all The D flip-flop;
- the second input terminal of the D flip-flop is connected to the output terminal of the first inverter, and the input terminal of the first inverter and the input terminal of the second inverter are both connected to the D trigger
- the output terminal of the device is connected, and the D flip-flop is used to generate the target pulse signal based on the initial candidate pulse, and output the target pulse signal to the output selection sub-circuit.
- the first target frequency control word and the second target frequency control word are both positive integers.
- a pulse width modulation method for use in the pulse width adjustment circuit as described in the above aspect, and the method includes:
- the control word providing circuit obtains the target duty cycle, generates a first target frequency control word and a second target frequency control word based on the target duty cycle, and controls the first target frequency control word and the second target frequency control word
- the word is output to the pulse generating circuit, wherein the ratio of the first target frequency control word to the second target frequency control word is the target duty cycle;
- the pulse generating circuit responds to the first target frequency control word and the second target frequency control word, and outputs a target pulse signal whose duty cycle is the target duty cycle.
- the pulse generation circuit includes: a comparison sub-circuit, a pulse generation sub-circuit, and an output selection sub-circuit; the output of the first target frequency control word and the second target frequency control word to the pulse generation circuit ,include:
- the pulse generating circuit responds to the first target frequency control word and the second target frequency control word to output a target pulse signal whose duty cycle is the target duty cycle, including:
- the comparison sub-circuit judges whether the first target frequency control word and the second target frequency control word are equal
- the comparison sub-circuit outputs the first target frequency control word and the second target frequency control word to the pulse generating sub-circuit And output a first control signal to the output selection sub-circuit;
- the pulse generation sub-circuit generates the target pulse signal in response to the first target frequency control word and the second target frequency control word, and outputs To the output selection sub-circuit, the output selection sub-circuit outputs the target pulse signal generated by the pulse generation sub-circuit in response to the first control signal;
- the method further includes: if the first target frequency control word and the second target frequency control word are equal, the comparison sub-circuit outputs a second control signal to the output selection sub-circuit, and the output selection sub-circuit A target pulse signal with a duty ratio of 1 is output in response to the second control signal.
- control word providing circuit includes: a controller and a memory, and a plurality of control word pairs are stored in the memory, and each of the control word pairs includes a first candidate frequency control word and a second backup. Selecting a frequency control word, and the ratios of the first candidate frequency control word and the second candidate frequency control word included in each control word pair are not equal;
- the control word providing circuit generates a first target frequency control word and a second target frequency control word based on the target duty ratio, including:
- the controller determines a target control word pair from a plurality of control word pairs stored in the memory based on the target duty ratio, and the target control word pair includes a first candidate frequency control word and a second candidate
- the ratio of the frequency control word is the target duty ratio
- the controller determines the first candidate frequency control word included in the target control word pair as the first target frequency control word, and determines the second candidate frequency included in the target control word pair as the The second target frequency control word.
- the memory has multiple storage areas, each of the storage areas stores one control word pair, and the control word pairs stored in each storage area are different;
- the controller determines the target control word from a plurality of control word pairs stored in the memory based on the target duty ratio, including: the controller determines the target control word from the plurality of storage areas based on the target duty ratio Determine the address of the target storage area in the, and obtain the target control word pair from the target storage area based on the address of the target storage area;
- the pulse generation sub-circuit includes: an initial pulse generation module and a target pulse generation module; the pulse generation sub-circuit generates the first target frequency control word and the second target frequency control word in response to the Target pulse signal, including:
- the initial pulse generating module generates a plurality of initial pulses and outputs them to the target pulse generating module, wherein the phase difference between any two adjacent initial pulses is the same;
- the target pulse generation module generates a duty cycle based on the plurality of initial pulses, the first target frequency control word and the second target frequency control word output by the comparison sub-circuit, which is the value of the target duty cycle Target pulse signal.
- an electronic device comprising: a controlled circuit, and the pulse width modulation circuit as described in the foregoing aspect;
- the pulse width modulation circuit is connected to the controlled circuit, and the controlled circuit is configured to work in response to the target pulse signal output by the pulse width modulation circuit.
- FIG. 1 is a schematic structural diagram of a pulse width modulation circuit provided by an embodiment of the present disclosure
- Fig. 2 is a schematic structural diagram of another pulse width modulation circuit provided by an embodiment of the present disclosure
- FIG. 3 is a schematic diagram of a target pulse signal provided by an embodiment of the present disclosure.
- FIG. 4 is a schematic structural diagram of a control word providing circuit provided by an embodiment of the present disclosure.
- FIG. 5 is a schematic structural diagram of another control word providing circuit provided by an embodiment of the present disclosure.
- FIG. 6 is a schematic structural diagram of another pulse width modulation circuit provided by an embodiment of the present disclosure.
- FIG. 7 is a schematic diagram of an initial pulse generated by an initial pulse generating module provided by an embodiment of the present disclosure.
- FIG. 8 is a schematic structural diagram of a pulse generating sub-circuit provided by an embodiment of the present disclosure.
- Fig. 9 is a schematic structural diagram of another pulse generating sub-circuit provided by an embodiment of the present disclosure.
- FIG. 10 is a schematic diagram of target pulse signals corresponding to different target duty ratios provided by the embodiments of the present disclosure.
- FIG. 11 is a flowchart of a pulse width modulation method provided by an embodiment of the present disclosure.
- FIG. 12 is a schematic structural diagram of an electronic device provided by an embodiment of the present disclosure.
- analog circuits can currently be used to provide analog signals to achieve flexible control of the controlled circuit; for example, analog circuits can include resistors, capacitors, and inductors.
- a PWM circuit can be used to provide a digital pulse signal based on the PWM technology to achieve flexible control of the controlled circuit; for example, the PWM technology can include random PWM, sinusoidal PWM (SPWM), and constant pulse width PWM.
- SPWM sinusoidal PWM
- the embodiments of the present disclosure provide a pulse width modulation circuit. Without considering power consumption and area, the pulse width modulation circuit can flexibly generate a target frequency control word based on the required target duty cycle, and can be based on the target The frequency control word reliably generates the target pulse signal of the required target duty cycle.
- the pulse width modulation circuit has good flexibility and reliability for generating pulse signals, and correspondingly, it has a high-efficiency work guarantee for high-performance electronic devices equipped with the pulse width modulation circuit.
- FIG. 1 is a schematic structural diagram of a pulse width modulation circuit provided by an embodiment of the present disclosure.
- the circuit may include: a control word providing circuit 10 and a pulse generating circuit 20, and the control word providing circuit 10 may be connected to the pulse generating circuit 20.
- the control word providing circuit 10 can be used to obtain a target duty cycle, generate a first target frequency control word and a second target frequency control word based on the target duty cycle, and combine the first target frequency control word and the second target frequency
- the control word is output to the pulse generating circuit 20.
- the ratio of the first target frequency control word to the second target frequency control word may be a target duty cycle.
- the target duty ratio is represented by D
- the first target frequency control word F is represented by D
- the second target frequency control word represented by F the following examples are represented by the same character
- the control word provides The first target frequency control word F D and the second target frequency control word F generated by the circuit 10 can satisfy:
- the pulse generating circuit 20 can be used to respond to the first target frequency control word and the second target frequency control word to output a target pulse signal whose duty cycle is the target duty cycle.
- the first target frequency control word F D and the second target frequency control word F generated by the control word providing circuit 10 may both be positive integers.
- the embodiments of the present disclosure provide a pulse width modulation circuit, which includes a control word supply circuit and a pulse generation circuit. Since the control word providing circuit can flexibly generate two target frequency control words whose ratio is the target duty cycle based on the acquired target duty cycle, and because the pulse generating circuit can reliably generate the target frequency control word based on the two target frequency control words The target pulse signal of the empty ratio, therefore, compared with the related art PWM circuit, the pulse width modulation circuit has better flexibility in generating the pulse signal.
- circuit 10 provides the control word to obtain a target duty ratio D of the duty cycle may be entered by the user, and the target duty ratio D may be less than 1, i.e., the first target frequency generated control word D and F.
- the size relationship of the target frequency control word F can satisfy: 1 ⁇ F D ⁇ F.
- the target duty ratio D can also be equal to 1, that is, the generated first target frequency control word F D and the second target frequency control word F can also be equal.
- FIG. 2 is a schematic structural diagram of another pulse width modulation circuit provided by an embodiment of the present disclosure.
- the pulse generating circuit 20 may include a comparison sub-circuit 201, a pulse generating sub-circuit 202 and an output selection sub-circuit 203.
- the comparator sub-circuit 201 can be connected to the control word providing circuit 10, the pulse generating sub-circuit 202 and the output selecting sub-circuit 203 respectively.
- the circuit 10 provides the control word may be a first target frequency control word and a second target frequency F D F control word output to the comparator pulse generating circuit 20 comprises a sub-circuit 201, i.e., comparator sub-circuit 201 may be configured to receive a first target frequency The control word F D and the second target frequency control word F.
- the comparator circuit 201 may be a comparator. After receiving the first target frequency control word F D and the second target frequency control word F, the comparison sub-circuit 201 can determine the first target frequency control word F D and the second target frequency control word F by comparing the size of the first target frequency control word F D and the second target frequency control word F. Whether a target frequency control word F D and a second target frequency control word F are equal.
- the sub-pulse generating circuit 202 may be further sub-circuit 203 is connected to select the output of the pulse generator to the received control word first target frequency F D and a second target frequency sub-word control circuit 202 may be responsive to F generates a target pulse signal and outputs it to the output selection sub-circuit 203.
- the output selection sub-circuit 203 can be used to output the target pulse signal generated by the pulse generating sub-circuit 202 in response to the first control signal output by the comparing sub-circuit 201, that is, when the target duty ratio D is not 1, the pulse generating sub-circuit The circuit 202 generates a target pulse signal.
- the output selection sub-circuit 203 can be used to output a target pulse signal with a duty ratio of 1 (that is, a pulse signal with no falling edge) in response to the first control signal output by the comparison sub-circuit 201.
- the output selection sub-circuit 203 may be a data selector (multiplexer, MUX).
- the pulse width modulation circuit may also include a power module for supplying power to the circuits included in the pulse width modulation circuit, and the power module may be connected to a DC power supply capable of providing power signals.
- the target pulse signal with a duty cycle of 1 output by the output selection sub-circuit 203 may be a DC power supply signal output by the DC power supply terminal.
- the comparison sub-circuit 201 is set to output the control signal to the output selection sub-circuit 203 based on the target duty ratio D, so as to output the selection sub-circuit 203. It is determined whether to select and output the target pulse signal generated by the pulse generating sub-circuit 202 based on the control signal, or to directly output the pulse signal with a duty ratio of 1. On the premise that the pulse signal is reliably output based on the target duty ratio D, the power consumption of the pulse generating sub-circuit 202 is effectively reduced, that is, the power consumption of the pulse generating circuit 20 is reduced.
- FIG. 4 is a schematic structural diagram of a control word providing circuit provided by an embodiment of the present disclosure.
- the control word providing circuit 10 may include: a controller 101 and a memory 102.
- the memory 102 may store multiple control word pairs, each control word pair may include a first candidate frequency control word and a second candidate frequency control word, and each control word pair includes the first backup
- the ratio of the selected frequency control word and the second candidate frequency control word may not be equal.
- the first candidate frequency control word and the second candidate frequency control word included in each control word pair may both be positive integers.
- the controller 101 and the memory 102 may be connected, and the controller 101 may be used to determine a target control word pair from a plurality of control word pairs based on the target duty cycle D.
- the ratio of the first candidate frequency control word and the second candidate frequency control word included in the target control word pair may be the target duty ratio D.
- the controller 101 may also be used to determine the first candidate frequency control word included in the target control word pair as the first target frequency control word F D , and determine the second candidate frequency control word included in the target control word pair as The second target frequency control word F.
- the controller 101 may traverse a plurality of control word pairs stored in it, so as to determine a target control word pair whose ratio is the target duty cycle D.
- the memory 102 may have multiple storage areas.
- the memory 102 shown in FIG. 5 has a total of 2k+1 storage areas, that is, 2k storage bytes.
- the addresses of the 2k+1 storage areas may be respectively: A1+0 to A1+2k, and A1 is the reference address.
- the reference address may also be referred to as the pre-allocated starting address of the first storage area among the multiple storage areas.
- One control word pair can be stored in each storage area, and the control word pairs stored in each storage area can be different, that is, the duty ratios obtained based on the control word pairs stored in each storage area are different.
- the controller 101 may be configured to determine the address of the target storage area from a plurality of storage areas based on the target duty ratio D, and obtain the target control word pair from the target storage area based on the address of the target storage area. I.e., the controller 101 may first determines based on the target duty D stored target address of the control target storage area of the word, and then read the first target frequency control word F. D and directly from the second target storage area of the target Frequency control word F.
- the address A of the target storage area may satisfy:
- D is the target duty cycle
- r is the resolution of the target duty cycle.
- the resolution of the target duty cycle refers to the minimum value that the target duty cycle of the target pulse signal generated by the PWM circuit can be reached, and for r in formula (2), it can be the minimum of the resolution of the target duty cycle Value, and the r can be stored in the control word providing circuit 10 in advance.
- the controller 101 may also include a divider J1 and an adder J2. After obtaining the target duty cycle D, the controller 101 may pass The divider J1 calculates the ratio D/r between the target duty cycle D and the resolution r, and calculates the sum of the reference address A1 and the ratio D/r through the adder J2, thereby obtaining the target storage area storing the target control word pair addresses, the control word is further obtained target (first target frequency control word as shown in FIG. 5 F D and a second target frequency control word F) and the sub-circuit 201 outputs to the comparator.
- Frequency control word determines the first target and the second target frequency F D F control word, determining a first target frequency can be increased control word F D and a second target frequency control word F reliability and efficiency by this implementation.
- the controller 101 may output one pair
- the default frequency control word is sent to the pulse generating circuit 20, and the pulse generating circuit 20 generates and outputs a pulse signal based on the default frequency control word.
- the default frequency control word can be pre-stored in the control word providing circuit 10 (for example, the controller 101).
- the control circuit 10 may also provide a word can not be determined in the first control word F. D target frequency and a second target frequency control word F., An alarm prompts the user to enter the target duty ratio D note.
- the control word providing circuit 10 may also include a buzzer, and the alarm prompt can be regarded as a sound alarm prompt.
- the control word providing circuit 10 can also be called It is a frequency control word lookup table (DF lookup table, DF lookup table), and the DF lookup table may be the memory and controller shown in FIG. 5, or the DF lookup table may also be a decoder.
- the determination of the first target frequency control word F D and the second target frequency control word F is not limited to the two optional implementation manners described in the foregoing embodiment.
- the control word providing circuit 10 may have a built-in algorithm for calculating the frequency control word based on the target duty cycle. After obtaining the target duty cycle, the control word providing circuit 10 may directly substitute the target duty cycle into the algorithm to calculate Get the corresponding frequency control word.
- control word providing circuit 10 can be composed of hardware, which can be regarded as a hardware circuit; or, it can also be a virtual circuit configured with a code program (such as Processing chip).
- a code program such as Processing chip.
- the control word providing circuit 10 if it is a virtual circuit configured with a code program, if the control word providing circuit 10 cannot find the first target frequency control word F D and the second target frequency D with a ratio of the target duty cycle D
- the control word providing circuit 10 can call a default program to run, and the default program can be stored in the control word providing circuit 10 in advance.
- FIG. 6 is a schematic structural diagram of another pulse width modulation circuit provided by an embodiment of the present disclosure.
- the pulse generating sub-circuit 202 may include: an initial pulse generating module 2021 and a target pulse generating module 2022.
- the initial pulse generating module 2021 may be connected to the target pulse generating module 2022, and the target pulse generating module 2022 may also be connected to the comparison sub-circuit 201 and the output selection sub-circuit 203 respectively.
- the initial pulse generation module 2021 can be used to generate multiple initial pulses and output them to the target pulse generation module 2022, where the period and frequency of each initial pulse are the same, and the phase difference or time between any two adjacent initial pulses The interval ⁇ is the same.
- FIG. 7 shows a schematic diagram of multiple initial pulses by taking the initial pulse generating module 2021 generating a total of k initial pulses as an example.
- the phase difference ⁇ between every two adjacent initial pulses can satisfy:
- the initial pulse generating module 2021 may also be referred to as a k-inputs circuit.
- the number k of initial pulses that can be generated by the initial pulse generation module 2021 can be pre-configured in the initial pulse generation module 2021, for example, it can be set in the initial pulse generation module 2021 by a user (eg, a developer) when producing the initial pulse generation module 2021.
- k can be 2 to the power of i, and i can be an integer greater than or equal to 1.
- k can be 16, 32, 128, or others.
- the target pulse generating module 2022 may be used based on the plurality of initial impulse, the frequency control word first target and the second target frequency F D F control word generating a target duty cycle pulse signal and outputs the target duty ratio D to the output selection Subcircuit 203.
- FIG. 8 is a schematic structural diagram of a pulse generating sub-circuit provided by an embodiment of the present disclosure.
- the initial pulse generating module 2021 may include: a John counter (Johnson Counter). Since the John counter can generate a larger number of initial pulses, that is, it can make k larger, so it can achieve a better target duty cycle resolution, and its applicability is stronger.
- the target pulse generating module 2022 may include: an input unit 2022A, a selection unit 2022B, and an output unit 2022C.
- the input unit 2022A can be connected to the control word providing circuit 10 and the selection unit 2022B, respectively, and the input unit 2022A can be used to control the word based on the first target frequency and the second target frequency control word (the first target frequency control word shown in FIG. 8 F D and the second target frequency control word F) output a selection control signal to the selection unit 2022B.
- the first target frequency control word shown in FIG. 8 F D and the second target frequency control word F output a selection control signal to the selection unit 2022B.
- the selection unit 2022B may also be respectively connected to the initial pulse generation module 2021 and the output unit 2022C.
- the selection unit 2022B may be configured to select an initial candidate pulse from a plurality of initial pulses and output to the output unit 2022C in response to the selection control signal.
- the output unit 2022C may also be connected to the output selection sub-circuit 203, and the output unit 2022C may be used to adjust the initial candidate pulse to a target pulse signal whose duty cycle is the target duty cycle and output to the output selection sub-circuit 203.
- FIG. 9 is a schematic structural diagram of another pulse generating sub-circuit provided by an embodiment of the present disclosure.
- the input unit 2022A may include: a first register R1, a second register R2, a third register R3, a fourth register R4, a first adder J11, and a second adder J12.
- the selection unit 2022B may include: a first selector X1, a second selector X2, and a third selector X3.
- the output unit 2022C may include a D flip-flop, a first inverter F1, and a second inverter F2.
- the first adder J11 and the second adder J12 can be respectively connected to the control word providing circuit 10 (not shown in FIG. 9) and the third register R3, and the first adder J11, the first register R1, the second register R2, and The first selector X1 is connected in sequence, and the second adder J12, the third register R3, the fourth register R4, and the second selector X2 are connected in sequence.
- the second register R2 may also be connected to the first clock signal terminal CLK1
- the first register R1, the third register R3, and the fourth register R4 may also be connected to the second clock signal terminal CLK2.
- the first selector X1 and the second selector X2 can also be connected to the initial pulse generating module 2021 and the third selector X3, respectively, and the third selector X3 can also be connected to the first input terminal and the first clock signal terminal of the D flip-flop. CLK1 connection.
- the second input terminal of the D flip-flop may be connected to the output terminal of the first inverter F1, and the input terminal of the first inverter F1 and the input terminal of the second inverter F2 may be connected to the output terminal of the D flip-flop.
- the output terminal of the D flip-flop can be used as the output of the first clock signal terminal CLK1
- the output terminal of the second inverter F2 can be used as the output of the second clock signal terminal CLK2
- the first clock signal terminal CLK1 and The clock signals provided by the second clock signal terminal CLK2 are only opposite in phase and have the same frequency.
- both the first selector X1 and the second selector X2 can be the k->1 selector shown in Figure 9 (ie Select 1 initial pulse from k initial pulses). Since the third selector X3 is used to select one of the two, in conjunction with FIG. 9, the third selector X3 can be a 2->1 selector (that is, one initial pulse is selected from two initial pulses).
- the principle of generating the target pulse signal by the pulse generating sub-circuit 202 will be described:
- a first adder J11 may be the most significant bit first target frequency F D and the control word stored in the third register R3 (e.g., 5 bits) are added, and then the first register R1 is connected to a second clock signal CLK2 terminal when the rising edge of the clock signal, storing the second addition result is provided to the first register R1; or, a first adder J11 may be the first target frequency F D and the control word stored in the third register R3 all information adding Then, at the rising edge of the second clock signal provided by the second clock signal terminal CLK2 connected to the first register R1, the addition result is stored in the first register R1.
- the first selector X1 can respond to the selection signal to select an initial candidate pulse from the k initial pulses as the output signal of the first selector X1 and output it to the third selector X3.
- the second adder J12 can add the second target frequency control word F and the most significant bit stored in the third register R3, and then the second clock signal provided by the second clock signal terminal CLK2 connected to the third register R3 The result of the addition is stored in the fourth register R4 at the rising edge of.
- the second adder J12 may add the second target frequency control word F and all the information stored in the third register R3, and then increase the second clock signal provided by the second clock signal terminal CLK2 connected to the third register R3 The addition result is stored in the third register R3 at the edge.
- the second selector X2 can select an initial candidate pulse from the k initial pulses as the output signal of the second selector X2 and output it to the third selector X3 in response to the selection signal.
- the third selector X3 can select the output signal from the first selector X1 and the output from the first selector X2 at the rising edge of the first clock signal provided by the first clock signal terminal CLK1 to which it is connected
- One of the signals is used as the output signal of the third selector X3 and is output to the D flip-flop as the input clock signal of the D flip-flop.
- the clock signal output by one of the output terminal of the D flip-flop and the output terminal of the second inverter F2 can be used as the final output signal. So far, the generation of the target pulse signal is realized.
- the John counter first outputs k initial pulses.
- the second selector X2 initially works, it first selects the first initial pulse generated by the John counter, and the third selector X3 selects the initial pulse output by the second selector X2.
- the first clock signal provided by the first clock signal terminal CLK1 and the second clock signal provided by the second clock signal terminal CLK2 are both inverted, and the first edge appears.
- the first selector selects the first X1 1 + F D initial impulse, since the third selector X3 inverted first clock signal, a first selector selects the output of the start of X1, when first the first initial 1 + F D
- the output unit 2022C flips again and a second edge appears.
- the second selector X2 selects the 1st+F initial pulse
- the third selector X3 selects the initial pulse output by the second selector X2 due to the inversion of the first clock signal.
- the target pulse signal is generated.
- the selection signal output by the fourth register R4 can be used as a falling edge selection signal
- the selection signal output by the second register R2 can be used as a rising edge selection signal
- the signal fed back to each adder by the third register R3 can be used to control the generation The cycle of the clock is switched.
- the selection signal output by the fourth register R4 may be called a falling edge control word
- the selection signal output by the second register R2 may be called a rising edge control word. That is, the first target frequency control word F D can be called a rising edge control word (that is, an upper path control word), and the second target frequency control word F can be called a falling edge control word (that is, a lower path control word).
- the pulse generation sub-circuit 202 may also be referred to as a time-average-frequency direct period synthesis (TAF-DPS) circuit.
- TAF-DPS time-average-frequency direct period synthesis
- the first target frequency control word and the second target frequency control word recorded in the embodiment of the present disclosure may both be positive integers, that is, do not include a decimal part.
- the third register R3 it can store a fixed value (for example, 0) by default before it is not working, and then, the data accumulated each time can be stored in the third register R3.
- the period T0 of the target pulse signal finally output by the TAF-DPS circuit may satisfy:
- D target duty ratio
- the first target frequency changing control word F D without changing a second target frequency F may be referred to as a control word without changing the pulse width adjustment cycle length only. Changing a second target frequency F control word without changing the first target frequency control word F D opposite.
- the PWM circuit provided by the embodiment of the present disclosure has the advantages of high efficiency, low power consumption, high resolution, etc., and can be integrated into various types of chips as a reusable circuit to realize the control of the controlled circuit.
- the embodiments of the present disclosure provide a pulse width modulation circuit, which includes a control word supply circuit and a pulse generation circuit. Since the control word providing circuit can flexibly generate two target frequency control words whose ratio is the target duty cycle based on the acquired target duty cycle, and because the pulse generating circuit can reliably generate the target frequency control word based on the two target frequency control words The target pulse signal of the empty ratio, therefore, compared with the related art PWM circuit, the pulse width modulation circuit has better flexibility in generating the pulse signal.
- FIG. 11 is a flowchart of a pulse width modulation method provided by an embodiment of the present disclosure, which can be applied to the pulse width adjustment circuit shown in any one of FIG. 1, FIG. 2 and FIG. 6. As shown in Figure 11, the method may include:
- Step 1101 The control word providing circuit obtains the target duty cycle, generates the first target frequency control word and the second target frequency control word based on the target duty cycle, and outputs the first target frequency control word and the second target frequency control word to Pulse generating circuit.
- the ratio of the first target frequency control word to the second target frequency control word may be the target duty cycle.
- Step 1102 In response to the first target frequency control word and the second target frequency control word, the pulse generating circuit outputs a target pulse signal whose duty cycle is the target duty cycle.
- the embodiments of the present disclosure provide a pulse width modulation method. Because the method can flexibly generate two target frequency control words whose ratio is the target duty cycle based on the acquired target duty cycle, and can flexibly and reliably generate the target pulse of the target duty cycle based on the two target frequency control words Therefore, compared with the pulse width modulation method of the related art, the pulse width modulation method has better flexibility in generating pulse signals.
- FIG. 12 is a schematic structural diagram of an electronic device provided by an embodiment of the present disclosure.
- the electronic device may include a controlled circuit 01, and a pulse width modulation circuit (ie, a PWM circuit) 00 as shown in any one of FIGS. 1, 2 and 6.
- the pulse width modulation circuit 00 can be connected to the controlled circuit 01, and the controlled circuit 01 can work in response to the target pulse signal output by the pulse width modulation circuit.
- the control word providing circuit 10 included in the PWM circuit 00 is a DF look-up table
- the comparator sub-circuit 201 is a comparator
- the initial pulse generation module 2021 is a John counter
- the target pulse generation module 2022 is a TAF-DPS circuit
- the selection sub-circuit 203 is a MUX data selector as an example, showing an optional structure of the PWM circuit.
- DF first lookup table may be generated based on the target duty ratio D of the first target frequency control word or a second target frequency F D F control word and outputs it to the comparator.
- the comparator determines that the first target frequency control word Fs D or the second target frequency control word F are equal, that is, when the target duty ratio D is 1, the comparator outputs the second control signal to the MUX data selector; at this time, the MUX data selector
- the target pulse signal with the target duty ratio D of 1 can be directly output and output to the controlled circuit 01 to drive the controlled circuit 01 to work.
- the control word F D TAF-DPS circuit When the comparator determines a first target frequency control word or a second target frequency F D F control word are not equal, i.e., the target duty ratio D is not 1, the control word F D TAF-DPS circuit outputs a first or second target frequency Two target frequency control word F, and output the first control signal to the MUX data selector; at this time, the TAF-DPS circuit can generate the target duty cycle based on the first target frequency control word F D or the second target frequency control word F The target pulse signal, the MUX data selector can select the target pulse signal generated by the TAF-DPS circuit and output it to the controlled circuit 01 to drive the controlled circuit 01 to work.
Landscapes
- Dc-Dc Converters (AREA)
Abstract
Description
Claims (15)
- 一种脉冲宽度调制电路,所述脉冲宽度调制电路包括:控制字提供电路和脉冲产生电路,所述控制字提供电路与所述脉冲产生电路连接;所述控制字提供电路用于获取目标占空比,基于所述目标占空比生成第一目标频率控制字和第二目标频率控制字,并将所述第一目标频率控制字和所述第二目标频率控制字输出至所述脉冲产生电路,其中,所述第一目标频率控制字和所述第二目标频率控制字的比值为所述目标占空比;所述脉冲产生电路用于响应于所述第一目标频率控制字和所述第二目标频率控制字,输出占空比为所述目标占空比的目标脉冲信号。
- 根据权利要求1所述的脉冲宽度调制电路,其中,所述脉冲产生电路包括:比较子电路、脉冲产生子电路和输出选择子电路;所述比较子电路分别与所述控制字提供电路、所述脉冲产生子电路和所述输出选择子电路连接,所述控制字提供电路用于将所述第一目标频率控制字和所述第二目标频率控制字输出至所述比较子电路;所述比较子电路用于判断所述第一目标频率控制字和所述第二目标频率控制字是否相等,若所述第一目标频率控制字和所述第二目标频率控制字不相等,向所述脉冲产生子电路输出所述第一目标频率控制字和所述第二目标频率控制字,并向所述输出选择子电路输出第一控制信号;若所述第一目标频率控制字和所述第二目标频率控制字相等,向所述输出选择子电路输出第二控制信号;所述脉冲产生子电路与所述输出选择子电路连接,所述脉冲产生子电路用于响应于所述第一目标频率控制字和所述第二目标频率控制字,产生所述目标脉冲信号并输出至所述输出选择子电路;所述输出选择子电路用于响应于所述第一控制信号输出所述脉冲产生子电路提供的所述目标脉冲信号,以及响应于所述第二控制信号输出占空比为1的目标脉冲信号。
- 根据权利要求1所述的脉冲宽度调制电路,其中,所述控制字提供电路包括:控制器和存储器,所述存储器中存储有多个控制字对,每个所述控制字对 包括一个第一备选频率控制字和一个第二备选频率控制字,且各个所述控制字对包括的第一备选频率控制字和第二备选频率控制字的比值不相等;所述控制器与所述存储器连接,所述控制器用于基于所述目标占空比,从所述存储器存储的多个控制字对中确定目标控制字对,所述目标控制字对包括的第一备选频率控制字与第二备选频率控制字的比值为所述目标占空比;所述控制器还用于将所述目标控制字对包括的第一备选频率控制字确定为所述第一目标频率控制字,并将所述目标控制字对包括的第二备选频率控制字确定为所述第二目标频率控制字。
- 根据权利要求3所述的脉冲宽度调制电路,其中,所述存储器具有多个存储区域,每个所述存储区域中存储有一个所述控制字对,且各个所述存储区域中存储的所述控制字对不同;所述控制器用于基于所述目标占空比,从所述多个存储区域中确定目标存储区域的地址,并基于所述目标存储区域的地址从所述目标存储区域中获取所述目标控制字对;其中,所述目标存储区域的地址A满足:A=A1+D/r,A1为基准地址,D为所述目标占空比,r为所述目标占空比的分辨率。
- 根据权利要求2至4任一所述的脉冲宽度调制电路,其中,所述脉冲产生子电路包括:初始脉冲产生模块和目标脉冲产生模块;所述初始脉冲产生模块与所述目标脉冲产生模块连接,所述初始脉冲产生模块用于产生多个初始脉冲并输出至所述目标脉冲产生模块,其中任意两个相邻的所述初始脉冲之间的相位差相同;所述目标脉冲产生模块还分别与所述比较子电路和所述输出选择子电路连接,所述目标脉冲产生模块用于基于所述多个初始脉冲、所述比较子电路输出的所述第一目标频率控制字和所述第二目标频率控制字产生占空比为所述目标占空比的目标脉冲信号,并将所述目标脉冲信号输出至所述输出选择子电路。
- 根据权利要求5所述的脉冲宽度调制电路,其中,所述目标脉冲产生模块包括:输入单元、选择单元和输出单元;所述输入单元分别与所述控制字提供电路和所述选择单元连接,所述输入单元用于基于所述第一目标频率控制字和所述第二目标频率控制字向所述选择单元输出选择控制信号;所述选择单元还分别与所述初始脉冲产生模块和所述输出单元连接,所述选择单元用于响应于所述选择控制信号,从所述多个初始脉冲中选择一个初始备选脉冲并输出至所述输出单元;所述输出单元还与所述输出选择子电路连接,所述输出单元用于基于所述初始备选脉冲生成所述目标脉冲信号,并将所述目标脉冲信号输出至所述输出选择子电路。
- 根据权利要求6所述的脉冲宽度调制电路,其中,所述输入单元包括:第一寄存器、第二寄存器、第三寄存器、第四寄存器、第一加法器和第二加法器;所述选择单元包括:第一选择器、第二选择器和第三选择器;所述输出单元包括:D触发器、第一反相器和第二反相器;所述第一加法器和所述第二加法器分别与所述控制字提供电路和所述第三寄存器连接,且所述第一加法器、所述第一寄存器、所述第二寄存器和所述第一选择器依次连接,所述第二加法器、所述第三寄存器、所述第四寄存器和所述第二选择器依次连接,所述第二寄存器还与第一时钟信号端连接,所述第一寄存器、所述第三寄存器和所述第四寄存器还分别与第二时钟信号端连接;所述第一加法器用于将所述第一目标频率控制字和所述第三寄存器存储的信息相加,并在所述第一寄存器连接的第二时钟信号端提供的第二时钟信号的上升沿时,将相加结果保存于所述第一寄存器中,所述第二寄存器用于在其所连接的第一时钟信号端提供的第一时钟信号的上升沿时,存储所述第一寄存器中保存的所述相加结果,并输出至所述第一选择器;所述第二加法器用于将所述第二目标频率控制字和所述第三寄存器存储的信息相加,并在所述第三寄存器连接的第二时钟信号端提供的第二时钟信号的上升沿时,将相加结果保存于所述第三寄存器中,所述第四寄存器用于在其所连接的第一时钟信号端提供的第一时钟信号的上升沿时,存储所述第三寄存器中保存的所述相加结果,并输出至所述第二选择器;所述第一选择器和所述第二选择器还分别与所述初始脉冲产生模块和所述 第三选择器连接,所述第三选择器还与所述D触发器的第一输入端和所述第一时钟信号端连接;所述第一选择器用于响应于所述第二寄存器输出的相加结果,从所述多个初始脉冲中选择一个第一备选脉冲,并输出至所述第三选择器;所述第二选择器用于响应于所述第四寄存器输出的相加结果,从所述多个初始脉冲中选择一个第二备选脉冲,并输出至所述第三选择器;所述第三选择器用于在其所连接的第一时钟信号端提供的第一时钟信号的上升沿时,从所述第一备选脉冲和所述第二备选脉冲中选择一个所述初始备选脉冲,并输出至所述D触发器;所述D触发器的第二输入端与所述第一反相器的输出端连接,所述第一反相器的输入端和所述第二反相器的输入端均与所述D触发器的输出端连接,所述D触发器用于基于所述初始备选脉冲,生成所述目标脉冲信号,并将所述目标脉冲信号输出至所述输出选择子电路。
- 根据权利要求7所述的脉冲宽度调制电路,其中,所述第一目标频率控制字和所述第二目标频率控制字均为正整数。
- 根据权利要求8所述的脉冲宽度调制电路,其中,所述控制字提供电路包括:控制器和存储器,所述存储器具有多个存储区域,每个所述存储区域中存储有一个控制字对,每个所述控制字对包括一个第一备选频率控制字和一个第二备选频率控制字,且各个所述控制字对包括的第一备选频率控制字和第二备选频率控制字的比值不相等;所述控制器与所述存储器连接,所述控制器用于基于所述目标占空比,从所述多个存储区域中确定目标存储区域的地址,并基于所述目标存储区域的地址从所述目标存储区域中获取所述目标控制字对;所述控制器还用于将所述目标控制字对包括的第一备选频率控制字确定为所述第一目标频率控制字,并将所述目标控制字对包括的第二备选频率控制字确定为所述第二目标频率控制字;其中,所述目标存储区域的地址A满足:A=A1+D/r,A1为基准地址,D为所述目标占空比,r为所述目标占空比的分辨率。
- 一种脉冲宽度调制方法,其中,用于如权利要求1至9任一所述的脉冲宽度调整电路中,所述方法包括:控制字提供电路获取目标占空比,基于所述目标占空比生成第一目标频率控制字和第二目标频率控制字,并将所述第一目标频率控制字与所述第二目标频率控制字输出至脉冲产生电路,其中,所述第一目标频率控制字和所述第二目标频率控制字的比值为所述目标占空比;所述脉冲产生电路响应于所述第一目标频率控制字和所述第二目标频率控制字,输出占空比为所述目标占空比的目标脉冲信号。
- 根据权利要求10所述的方法,其中,所述脉冲产生电路包括:比较子电路、脉冲产生子电路和输出选择子电路;所述将所述第一目标频率控制字与所述第二目标频率控制字输出至脉冲产生电路,包括:将所述第一目标频率控制字和所述第二目标频率控制字输出至所述比较子电路;所述脉冲产生电路响应于所述第一目标频率控制字和所述第二目标频率控制字,输出占空比为所述目标占空比的目标脉冲信号,包括:所述比较子电路判断所述第一目标频率控制字和所述第二目标频率控制字是否相等;若所述第一目标频率控制字和所述第二目标频率控制字不相等,所述比较子电路向所述脉冲产生子电路输出所述第一目标频率控制字和所述第二目标频率控制字,并向所述输出选择子电路输出第一控制信号;所述脉冲产生子电路响应于所述第一目标频率控制字和所述第二目标频率控制字产生所述目标脉冲信号,并输出至所述输出选择子电路,所述输出选择子电路响应于所述第一控制信号输出所述脉冲产生子电路产生的目标脉冲信号;所述方法还包括:若所述第一目标频率控制字和所述第二目标频率控制字相等,所述比较子电路向所述输出选择子电路输出第二控制信号,所述输出选择子电路响应于所述第二控制信号输出占空比为1的目标脉冲信号。
- 根据权利要求10所述的方法,其中,所述控制字提供电路包括:控制器和存储器,所述存储器中存储有多个控制字对,每个所述控制字对包括一个第 一备选频率控制字和一个第二备选频率控制字,且各个所述控制字对包括的第一备选频率控制字和第二备选频率控制字的比值不相等;所述控制字提供电路基于所述目标占空比生成第一目标频率控制字和第二目标频率控制字,包括:所述控制器基于所述目标占空比,从所述存储器存储的多个控制字对中确定目标控制字对,所述目标控制字对包括的第一备选频率控制字与第二备选频率控制字的比值为所述目标占空比;所述控制器将所述目标控制字对包括的第一备选频率控制字确定为所述第一目标频率控制字,并将所述目标控制字对包括的第二备选频率确定为所述第二目标频率控制字。
- 根据权利要求12所述的方法,其中,所述存储器具有多个存储区域,每个所述存储区域中存储有一个所述控制字对,且各个所述存储区域中存储的所述控制字对不同;所述控制器基于所述目标占空比,从所述存储器存储的多个控制字对中确定目标控制字,包括:所述控制器基于所述目标占空比,从所述多个存储区域中确定目标存储区域的地址,并基于所述目标存储区域的地址从所述目标存储区域中获取所述目标控制字对;其中,所述目标存储区域的地址A满足:A=A1+D/r,A1为基准地址,D为所述目标占空比,r为所述目标占空比的分辨率。
- 根据权利要求11至13任一所述的方法,其中,所述脉冲产生子电路包括:初始脉冲产生模块和目标脉冲产生模块;所述脉冲产生子电路响应于所述第一目标频率控制字和所述第二目标频率控制字产生所述目标脉冲信号,包括:所述初始脉冲产生模块产生多个初始脉冲并输出至所述目标脉冲产生模块,其中任意两个相邻的所述初始脉冲之间的相位差相同;所述目标脉冲产生模块基于所述多个初始脉冲、所述比较子电路输出的所述第一目标频率控制字和所述第二目标频率控制字产生占空比为所述目标占空比的目标脉冲信号。
- 一种电子设备,其中,所述电子设备包括:被控电路,以及如权利要求1至9任一所述的脉冲宽度调制电路;所述脉冲宽度调制电路与所述被控电路连接,所述被控电路用于响应于所述脉冲宽度调制电路输出的目标脉冲信号工作。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/642,023 US11949422B2 (en) | 2020-04-14 | 2021-03-09 | Pulse width modulation circuit, method for pulse width modulation, and electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010291639.5 | 2020-04-14 | ||
CN202010291639.5A CN111327301B (zh) | 2020-04-14 | 2020-04-14 | 脉冲宽度调制电路、调制方法及电子设备 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021208640A1 true WO2021208640A1 (zh) | 2021-10-21 |
Family
ID=71166091
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/079750 WO2021208640A1 (zh) | 2020-04-14 | 2021-03-09 | 脉冲宽度调制电路、调制方法及电子设备 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11949422B2 (zh) |
CN (1) | CN111327301B (zh) |
WO (1) | WO2021208640A1 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111446962B (zh) * | 2020-04-03 | 2023-12-12 | 京东方科技集团股份有限公司 | 时钟信号产生电路、时钟信号产生方法及电子设备 |
CN111327301B (zh) * | 2020-04-14 | 2022-04-19 | 京东方科技集团股份有限公司 | 脉冲宽度调制电路、调制方法及电子设备 |
CN114329646A (zh) * | 2020-09-28 | 2022-04-12 | 京东方科技集团股份有限公司 | 数字指纹生成器及数字指纹生成方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110121869A1 (en) * | 2009-11-23 | 2011-05-26 | Samsung Electronics Co., Ltd. | Frequency divider systems and methods thereof |
CN102625527A (zh) * | 2012-03-07 | 2012-08-01 | 深圳世强电讯有限公司 | Led调光装置、系统以及方法 |
US8664988B1 (en) * | 2012-11-14 | 2014-03-04 | Kairos Microsystems Corporation | Circuits and methods for clock generation using a flying-adder divider inside and optionally outside a phase locked loop |
US9008261B2 (en) * | 2013-01-14 | 2015-04-14 | Liming Xiu | Circuits and methods for using a flying-adder synthesizer as a fractional frequency divider |
US9036755B2 (en) * | 2012-09-28 | 2015-05-19 | Liming Xiu | Circuits and methods for time-average frequency based clock data recovery |
CN108668399A (zh) * | 2017-03-29 | 2018-10-16 | 京东方科技集团股份有限公司 | 信号生成电路及信号生成方法、发光装置驱动电路及显示装置 |
CN111327301A (zh) * | 2020-04-14 | 2020-06-23 | 京东方科技集团股份有限公司 | 脉冲宽度调制电路、调制方法及电子设备 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2004055964A1 (en) * | 2002-12-13 | 2004-07-01 | Orr Raymond K | Digital programmable pulse modulator with digital frequency control |
US6765422B1 (en) * | 2003-06-05 | 2004-07-20 | National Semiconductor Corporation | High resolution fan control at high PWM frequency with a low clock frequency input |
CN101107887A (zh) * | 2005-01-25 | 2008-01-16 | 松下电器产业株式会社 | 背后照明控制装置和显示装置 |
CN109714032B (zh) * | 2019-01-08 | 2024-06-21 | 优利德科技(中国)股份有限公司 | 一种基于dds的脉冲波调频电路及调频方法 |
-
2020
- 2020-04-14 CN CN202010291639.5A patent/CN111327301B/zh active Active
-
2021
- 2021-03-09 WO PCT/CN2021/079750 patent/WO2021208640A1/zh active Application Filing
- 2021-03-09 US US17/642,023 patent/US11949422B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110121869A1 (en) * | 2009-11-23 | 2011-05-26 | Samsung Electronics Co., Ltd. | Frequency divider systems and methods thereof |
CN102625527A (zh) * | 2012-03-07 | 2012-08-01 | 深圳世强电讯有限公司 | Led调光装置、系统以及方法 |
US9036755B2 (en) * | 2012-09-28 | 2015-05-19 | Liming Xiu | Circuits and methods for time-average frequency based clock data recovery |
US8664988B1 (en) * | 2012-11-14 | 2014-03-04 | Kairos Microsystems Corporation | Circuits and methods for clock generation using a flying-adder divider inside and optionally outside a phase locked loop |
US9008261B2 (en) * | 2013-01-14 | 2015-04-14 | Liming Xiu | Circuits and methods for using a flying-adder synthesizer as a fractional frequency divider |
CN108668399A (zh) * | 2017-03-29 | 2018-10-16 | 京东方科技集团股份有限公司 | 信号生成电路及信号生成方法、发光装置驱动电路及显示装置 |
CN111327301A (zh) * | 2020-04-14 | 2020-06-23 | 京东方科技集团股份有限公司 | 脉冲宽度调制电路、调制方法及电子设备 |
Non-Patent Citations (1)
Title |
---|
HUGH MAIR, LIMING XIU: "An Architecture of High-Performance Frequency and Phase Synthesis", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE, USA, vol. 35, no. 6, 1 June 2000 (2000-06-01), USA, XP011061261, ISSN: 0018-9200 * |
Also Published As
Publication number | Publication date |
---|---|
CN111327301B (zh) | 2022-04-19 |
US20220376687A1 (en) | 2022-11-24 |
US11949422B2 (en) | 2024-04-02 |
CN111327301A (zh) | 2020-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2021208640A1 (zh) | 脉冲宽度调制电路、调制方法及电子设备 | |
US5361290A (en) | Clock generating circuit for use in single chip microcomputer | |
US9531367B2 (en) | Pulse width modulation signal generation circuit and method | |
US7889581B2 (en) | Digital DLL circuit | |
TW201539955A (zh) | 具低漣波輸出信號的電荷泵電壓調整器與相關控制方法 | |
US11689193B2 (en) | Clock signal generation circuit, method for generating clock signal and electronic device | |
US20020196056A1 (en) | Method and apparatus for data sampling | |
JP2980267B2 (ja) | 位相比較回路およびこれを用いた位相同期発振回路 | |
US6597735B1 (en) | Timer assembly for generating a PWM signal | |
JP2003023343A (ja) | 遅延信号生成回路 | |
WO2010004747A1 (ja) | 多相クロック分周回路 | |
US6107846A (en) | Frequency multiplication circuit | |
JP2023520946A (ja) | パルス除去回路、電圧検出回路及び検出方法 | |
US20240184531A1 (en) | Stochastic computing method and circuit, chip and device | |
JP2006157849A (ja) | 分周回路及びそれを具備した半導体集積回路 | |
US6456134B2 (en) | Duty cycle discriminating circuit having variable threshold point | |
US20030058004A1 (en) | Method and apparatus for direct digital synthesis of frequency signals | |
JP4556730B2 (ja) | クロック生成回路 | |
US7649420B2 (en) | Frequency detecting and converting apparatus | |
JP2002202829A (ja) | マイクロコンピュータ | |
KR100594315B1 (ko) | 다중 펄스 생성 장치 | |
JP4251640B2 (ja) | クロック生成回路及びその方法 | |
TW578388B (en) | Clock generating circuit and method thereof | |
JP3089646B2 (ja) | Pwm出力回路 | |
JP2011109161A (ja) | 温度補償型発振装置、温度補償方法及び温度補償プログラム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21789113 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21789113 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 03/05/2023) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21789113 Country of ref document: EP Kind code of ref document: A1 |