WO2021084073A1 - Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array - Google Patents

Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array Download PDF

Info

Publication number
WO2021084073A1
WO2021084073A1 PCT/EP2020/080518 EP2020080518W WO2021084073A1 WO 2021084073 A1 WO2021084073 A1 WO 2021084073A1 EP 2020080518 W EP2020080518 W EP 2020080518W WO 2021084073 A1 WO2021084073 A1 WO 2021084073A1
Authority
WO
WIPO (PCT)
Prior art keywords
threshold
sel
protected device
supply current
mitigation
Prior art date
Application number
PCT/EP2020/080518
Other languages
English (en)
French (fr)
Inventor
Roberto Manuel CIBILS
Original Assignee
Alter Technology Ventures S.L.
Invap S.E.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alter Technology Ventures S.L., Invap S.E. filed Critical Alter Technology Ventures S.L.
Priority to EP20807674.5A priority Critical patent/EP4052338A1/en
Publication of WO2021084073A1 publication Critical patent/WO2021084073A1/en

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/08Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
    • H02H3/10Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current additionally responsive to some other abnormal electrical conditions
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/005Circuit means for protection against loss of information of semiconductor storage devices
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H5/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal non-electric working conditions with or without subsequent reconnection
    • H02H5/005Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal non-electric working conditions with or without subsequent reconnection responsive to ionising radiation; Nuclear-radiation circumvention circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C2029/0409Online test
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5002Characteristic

Definitions

  • the present invention for which a patent is applied, has as its main object a method for the generation of an optimal supply current threshold for the protection of integrated circuits against the effect called Single Event Latchup (SEL) and the devices and arrangement that use it.
  • SEL Single Event Latchup
  • the present invention refers to a method for the determination of an optimum threshold for the protected device supply current, which maximizes the probability of real SEL detection and minimizes the probability of spurious mitigations actions triggering and the devices and the arrangement which use said method to avoid destruction by overcurrent upon the occurrence of SEL in the susceptible elements of an electronic equipment.
  • This method predicts the limit value of the supply current to be used for deciding to interrupt the supply of power to the protected devices, using sample values of its supply current acquired from each of them, the level of the radiation flux and the temperature of the environment.
  • the present invention has practical and industrial application in electronic devices, such as integrated circuits, used in environments susceptible to suffer from ionizing radiation, such as geostationary satellites and remote sensing low orbit satellites.
  • parasitic structures normally present a high impedance to the supply voltage; but when the values of the current gains (b) of the parasitic bipolar transistors that compose them are high enough, a small charge induced by a particle of radiation in the sensitive region of the transistors is enough to make them suffer a transition to a very low impedance condition short circuiting the power supply.
  • a redundant system with monitoring is used. As soon as the supervisor detects that the system that is active in nominal operation stops working according to the initial specifications, it switch to the redundant module, as can be seen in US patent 10,048,997 B2 granted to Hamilton Sundstrand Corporation in 2018. This is done to protect the integrity of the higher level functional entity by disconnecting the faulted unit and replacing it with its redundancy to prevent the fault propagation to a higher level and not to prevent the destruction of the affected electronic component. It is important to remark here that a SEL event always originates at the component level and not at the system level.
  • the damage produced by SEL depends on the energy delivered by the power supply circuit to the point in the integrated circuit where the effect occurs and the magnitude of that energy will depend on the amount of time during which the power supply continues delivering its power. It is estimated that if this time is less than a minimum value, the damage is negligible. This implies very fast speed of response if the damage is to be avoided by interrupting the power supply. Furthermore, once this SEL phenomenon has occurred, the only way to return to normal Operating condition is to extend the interruption for the period required to achieve the extinction of the effect.
  • Limiting the power delivered during the event is a valid alternative to achieve such mitigation when the other alternatives described above cannot or should not be used.
  • One way to implement the limitation is through the use of a high internal impedance of the power supply as can be seen in US patent 9,391,448 B2 granted to The Boeing Company in the year 2016.
  • the impedance becomes high only at the time the event occurs. If this power control is performed at a very high level in a system, the current monitored for triggering the power interruption will be the sum of all the supply currents from the components. Its value will always be much higher than the peak current produced in the SEL affected component. In these circumstances the protection performance for detecting the variation in power consumption produced by the occurrence of a SEL in an integrated circuit is poor and the speed of response is slow.
  • Event detection can be done in several ways.
  • One possible way was presented in the patent applications: CN 103762558 A filed in the year 2014 and CN108494240A/CN208401733U filed in the year 2018.
  • the characteristic parameter used to detect the presence of a SEL is the growth rate of the supply current of the device to be protected.
  • the event can also be detected by measuring the sudden temperature change in the component that undergoes SEL as proposed by US patent 9,793,899 B1 granted to Xilinx in 2017.
  • This strategy can only be applied if the power breaking mechanism and the temperature measurement are implemented within the same chip. This should be so because of the need to avoid the delays that would occur if the process was performed by an external element. Because of this we must discard its use for the protection of integrated circuits intended for mass market products, which are not designed to contain this type of mechanism.
  • the most frequently used mechanism to detect SEL events is to monitor the magnitude of the supply current consumed by the protected device. It has been used for specific cases by the main space agencies and several integrated circuit manufacturers provide specific products for that purpose. This mechanism is present in the patent CA1,287,103C granted to Microsemi Semiconductor in 1986 where the detection is made from the peak of supply current demanded by the load during a SEL event. This particular case uses a mechanism external to the device to be protected, but is restricted to those cases where switching type regulators are used to keep the voltage level on the device.
  • two different criteria can be used: a) switch off the power when the value of the supply current is exactly below the minimum current produced by SEL or b) switch off the power when the value of the supply current is exactly above the highest value acceptable as normal consumption.
  • the guarantee of having cancelled the risk of destructive SEL is achieved.
  • the devices of interest microcontrollers, memories, programmable logic, etc.
  • the devices of interest are extremely complex and therefore a great diversity of SEL modes can be expected. It is because there can be many types of sensitive points within each device and each of them can present different sensitivities and different values of intrinsic current limitation during the SEL occurrence.
  • the first is that a radiation test is required for any device of interest in order to determine the protection threshold to be applied for each case. The cost and time involved in the preparation and execution of such tests would considerably reduce the advantages of using these components.
  • the second is that the accumulated damage produced by total radiation dose (TID) increases the average value of the supply current during the lifetime, causing the fixed protection threshold originally established to become less effective.
  • TID total radiation dose
  • diodes that most integrated circuits use internally to protect themselves from the electrostatic discharge that they frequently suffer during handling.
  • these diodes act as an alternative path for the power supply. They sustain the SEL condition even when the power from the supply circuit has been completely cut off. In this case, the supply of power through the inputs is avoided by limiting the parasitic supply currents by means of series resistors.
  • the normality or abnormality of the event is determined by setting a protection threshold value that separates the two conditions. All of them require the setting of a permanent protection threshold during the design stage or eventually the choosing between two fixed levels during the operation phase.
  • a very original proposal has been recently made by the company HARRIS Corporation whose patent US 9,960,593 B2, granted in 2018, for a device that could solve these limitations. It includes a controller which creates a database with signature vectors components that allow the identification of normal and abnormal power consumption profiles. These vectors not only include data profiles of the supply current consumption but also its correlation with the operating states of the protected device and the equipment in which it is operating.
  • One of the main drawbacks of this proposal is that the generation of such a database implies an exhaustive process of tests under nominal and anomalous conditions whose result will be specific to each particular application. Because of this its cost may be equivalent to that of testing the device to be protected to determine its tolerance to the radiation environment conditions it will have to withstand.
  • the method of comparison with a supply current threshold would be superior for its simplicity and speed of action if it were possible to solve the problem of the evolution of power consumption in all circumstances of the lifetime without over-dimensioning the protection threshold at the beginning of it. This is impossible if a fixed threshold is established a priori because it must always be higher than the worst peak of supply current expected throughout the lifetime of the protected device. Therefore, in most cases it will be well above the actual power consumption of the device at the beginning of its life, increasing the risk of destruction.
  • This protection threshold is taken as a reference for initiating a mitigation process. This is performed by applying a self-adjustment of the threshold along the protected device lifetime.
  • a variable reference threshold it is possible to minimize the risk of spurious mitigation and maximize the level of protection of the device.
  • the determination of this reference threshold was made under conditions of high uncertainty since there is no certainty that, among the data used to calculate it, there is any erroneous data produced by having been acquired during a SEL.
  • the strategy proposed here is based on the fact that, throughout the lifetime of the protected device, the ambient radiation conditions fluctuate through high and low levels and, therefore, the levels of risk of using a SEL current peak as an input for the calculation of the threshold also fluctuate.
  • the method consists of determining in real time the protection threshold from the instantaneous values of the supply current of the protected device (or other equally relevant parameter for the purpose), when the measurement conditions are safe, i.e. when the probability of a SEL event is negligible because the radiation level to which it is exposed is very low. In addition, it suspends such determination when the radiation levels are so high that the probability of SEL occurrence exceeds a certain risk level.
  • FIG. 1 The figure shows a typical CMOS integrated circuit supply current profile during normal operation and its evolution due to environmental radiation damage along its lifetime. It includes a fixed reference threshold for detection of possible SEL events.
  • FIG. 2 The figure shows an idealization of the statistical distributions of supply current consumption as a percentage of the total operating time.
  • the supply currents considered here are the current consumption of the individual integrated circuit, the current consumption of the electronic printed circuit board or equipment on which the individual integrated circuit operates and the different currents demanded by the integrated circuit in different SEL events in the same device.
  • FIG. 3a Flow chart of the operating mode determination process.
  • FIG. 3b Flow chart of the processes executed by the Protection Unit according to the determined operating mode.
  • FIG. 4 Block diagram of a possible implementation of the Protection Arrangement against a SEL event using the proposed method.
  • FIG. 5 Block diagram of a possible implementation of the Protection Unit against a SEL event using the proposed method.
  • FIG 6 The figure shows a typical supply current consumption profile of a CMOS integrated circuit in normal operation and its evolution due to radiation damage during its lifetime, together with an optimal reference threshold estimated by the proposed device for protection against the occurrence of a SEL event.
  • FIG 1 shows the effect of the aging produced by the radiation through the representation of the evolution of the supply current consumption of the protected device.
  • the threshold imposed (100) to protect the device against a SEL until the end of its lifetime.
  • the need to achieve this objective forces the over-dimension (102) of the protection threshold during most of its lifetime. This is due to the fact that to avoid spurious mitigations, the supply current threshold (100) must be set very far (102) from the normal consumption values (101) which causes a certain number of possible destructive SEL current peaks to be undetected because they are below the threshold.
  • the statistical distributions of the values of: (a) the supply current consumed by the protected device (200), (b) the supply current consumed by the electronic board or equipment in which it is used (202) and (c) the different possible currents that can be produced by a SEL (204) are ideally represented; assuming that they follow a normal distribution.
  • the purpose of this diagram is to show more clearly the different effectiveness that results from applying the method of interrupting the supply current of a whole piece of equipment or electronics board and of an individual integrated circuit that undergoes the SEL. Note that the mean (208) and standard deviation (210) of the supply current distribution of the equipment containing it (202) is much higher than the mean (207) and standard deviation (209) of the protected integrated circuit (200).
  • this average (208) is composed by the sum of the averages of all the currents of all the components operating on the board or equipment and its standard deviation (210) is a function that depends on the accumulation of all the standard deviations of all those devices. Therefore, to avoid spurious actions, the protection thresholds (201 and 203) must be located to the right of the average current of the protected element (207 and 208) whatever it is, at certain distance of it. The more these thresholds are shifted to the right, the more the probability of false negatives (205) increases, i.e. destructive conditions that will not be detected. Note how it is much more likely that the supply currents of the equipment or board will overlap with the values of the SEL currents (205 and 206) than the latter will overlap with the supply currents consumed by the integrated circuit to be protected.
  • This strategy relies on defining as the optimal threshold that which is as low as the value of the maximum peak of supply current consumed by the protected device without producing any spurious mitigation action.
  • the method presented here calculates a real-time estimate of the protection threshold to be used in the following instant. It is based on the measurement of the value of the supply current of the protected device during its normal operation. It is processed by means of an estimation algorithm such as a function of the maximum value of the type:
  • I(t) is the instantaneous value of the supply current in time t.
  • / is the average value of the supply current consumed by the device of interest.
  • s is the standard deviation of the supply current consumed by the device of interest.
  • n is an experimentally determined factor that in some implementations can be a function of temperature.
  • the radiation flux to which they are exposed is highly variable.
  • the amplitude of this fluctuation can be as much as five or six orders of magnitude and its fluctuation period of an hour, aproximately.
  • a preferred implementation of the proposed method is based on the execution of three processes: a) the mode determination process, b) the protection threshold calculation and refreshing process, and c) the power interruption process.
  • a Flow chart showing the Mode Determination Process is shown in FIG 3a.
  • the Radiation Flux Meter measures periodically (it could be between every two seconds or every two minutes) the flux of ionizing radiation from the environment in which it is operating (302).
  • the Radiation Flux Comparator compares the level of ionizing radiation flux measured (304) with the threshold set in the Radiation Flux Reference level. If the level guarantee that the probability of a SEL is low enough, the Radiation Flux Measurement Unit will determine that the mode will be Learning (303). Otherwise, it will be Protection (301).
  • the magnitude of the Reference Threshold for the Radiation Flux could be recorded permanently at the factory in a ROM memory or could be changed by commands from the ground station; using a rewritable, non-volatile and radiation-tolerant memory.
  • the process shown in Fig. 3a is carried out using a radiation detector and its associated circuitry exposed to ionizing radiation, to produce a status signal defining the Operation Mode shared by all the protected devices on the satellite electronics.
  • FIG 3b shows a flowchart for the processes associated to each protected electronic device carried out in each Protection Unit(s) as a function of the Operation Mode and the measured parameter on the electronic device.
  • the initial conditions are set up (305) and a delay occurs (306) to avoid acquiring the transient values of the in-rush current from the protected device and its power filter.
  • the Current Sensor measures (308) the value of the supply current consumed by the device of interest and check (307) the status of the mode signal.
  • the protection unit starts the process of calculating and refreshing the protection threshold.
  • the Optimum Threshold Calculation unit (513 - shown in Fig. 5 below) acquires the supply current values and, from them, calculates the new threshold (310) and stores it (311) in the Reference Register.
  • the mode indicated by the external signal switches to the Protection mode (307).
  • the calculation/updating operations of the supply current values used to calculate the protection threshold are suspended, and the device goes on to permanently check whether a SEL has been produced.
  • the mode of operation is Protection
  • the Protection Unit goes on to execute the interruption mitigation process upon the occurrence of a SEL.
  • the acquired value is compared (316) with that of the protection threshold. If the measured supply current value is lower than the value of the reference threshold, the measurement (308) and comparison (316) process is repeated indefinitely. If, on the other hand, the supply current consumed is above this threshold, the protection device turns the power supply off immediately (317).
  • the power supply is kept off (318) for the minimum time necessary to ensure the total extinction of the SEL.
  • the device automatically reconnects the power (319) repeating the whole process from the beginning (300).
  • FIG. 4 a block diagram can be seen representing a preferred realization of the layout using the method by a series of Protection Units (405) for the different protected devices.
  • These Protection Units (405) are very small integrated circuits located externally very close to the corresponding protected electronic device (407). They all share the same information on the state of the ambient ionizing radiation flux but calculate different optimal protective current thresholds for each case.
  • the Radiation Flux Meter (402) periodically measures the ambient radiation flux within which the arrangement operates.
  • the Radiation Flux Comparator module (403) compares radiation flux level measured periodically by the Radiation Flux Meter
  • FIG 5 shows a block diagram of the Protection Unit (405), which allows to execute a SEL mitigation process using the optimal current reference value for each case.
  • This unit is composed of two modules: the Optimal Current Threshold Calculation Unit (513) and the Power Supply Control Unit (514). The operation of both is conditioned by the radiation flux level indicated by the mode signal status (503).
  • the Reference Calculator (501) receives periodically samples of the supply current that also feeds the Supply Current Comparator (506). While in this mode the module calculates the optimal current threshold and updates it on the Reference Register (502) according to the evolution of the supply current. For the calculation, you can use one of the algorithms mentioned above, such as the maximum value function or the statistical function based on the calculation of the average and standard deviation of the current samples, to estimate the value of the protection threshold with which you update the corresponding register in real time.
  • the Reference Calculator block (501) stops calculating and refreshing the optimal current threshold in the Reference Register
  • Each Protection Unit (405) is connected in series between the VDC power supply (504) and the protected device (407) so that the supply current can be quickly interrupted by an electronic switch (508) in case a SEL is detected. This detection is achieved by continuously comparing the instantaneous value of the supply current of the protected device (407) with the value of the current Reference Register (502), using the Supply Current Comparator (506).
  • a parallel switch (508) is also included with the protected circuit in order to provide a low impedance path for the parasitic currents entering through the inputs so that they are not able to sustain the SEL.
  • a Timer (507) extends the power interruption long enough (e.g. 50-100 microseconds) to ensure that the SEL effect is extinguished and switch the power supply back on once this process has been completed.
  • a summary of the operations performed in the different modes can be seen in TABLE 1.
  • this table shows the operations performed by the Protection Unit (405).
  • this unit dedicates all its time to estimate the optimum threshold and refresh the reference (502). If the measured supply current exceeds the value of the protection threshold, this value is adjusted without interrupting the power supply of the protected device. If the radiation level is high (Protection mode) then the Reference Calculator module (501) stops estimating the new threshold and stops refreshing the Reference Register (502). At the same time, the Supply Current Comparator (506) verifies that the supply current consumed by the protected device (407) does not exceed the previously established threshold value. If this happens, i.e. if a SEL occurs in these conditions, the Protection Unit (405) switchs off the protected device power supply until the undesirable condition becomes extinguished.
  • Learning mode this unit dedicates all its time to estimate the optimum threshold and refresh the reference (502). If the measured supply current exceeds the value of the protection threshold, this value is adjusted without interrupting the power supply of the protected device. If the radiation level is high (Protection mode) then the Reference Calculator module (
  • An example of the many possible preferred implementations of the Protection Unit (405) consists of an integrated circuit that requires no more than a few pins (let's say six, approximately) to perform its function. Two are connected in series between the power supply (504) and the protected device (510), one reads the operating mode signal (503), one inform the rest of the equipment if a mitigation is taking place (512) and the fifth connects to ground (509).
  • This integrated circuit uses analog and digital technologies. The analog one performs the measurements (505), the comparison with the reference threshold (506) and the power interruption (508) for a limited period of time (507). It also uses digital technology including the Reference Calculator (501) and the Reference Register
  • CMOS image sensor as a radiation detector (402) with associated logic for operation.
  • This implementation is extremely useful because in addition to its low cost it has the ability to detect protons and heavy ions that are the main type of particles that can produce SEL in these applications.
  • the protection arrangement (406) in Fig. 4 includes one or more Ambient Temperature Measurement Units (not illustrated) connected to one or more of the SEL Protection Units (405) in Fig. 5.
  • the Temperature Measurement Unit consists of a temperature sensor configured to operate within the range of ambient temperatures in which the protected devices (407) have to operate. It provides them with a signal that is representative of the ambient temperature that the Protection Unit (405) uses to estimate the protection threshold for the next instant. For example, it can be used as an extra factor in any of the proposed algorithms whose value will be modulated by thermal cycles that occur inside the satellite when switching from the full sun exposition to the eclipse condition.
  • FIG 6 shows the effect of aging by radiation through the representation of the evolution of the supply current consumption of the protected device. It can be seen here how none of the supply current peaks in normal operation (601) reaches the threshold imposed (800) to protect the device against a SEL occurrence.
  • the threshold is permanently adjusted avoiding spurious mitigations, independently of the consumption fluctuations derived from the thermal cycles of the environment and independently of the total ionizing radiation aging of the protected device.
  • SEL Single Event Latchup, is an undesirable effect that can occur in CMOS technology devices by which a low internal impedance between the power terminals causes the device destruction.
  • SEL Mitigation is the process by which the destructive consequences of SEL are avoided.
  • Spurious Mitigation Rate is the percentage of mitigation processes that are executed without a SEL having occurred.
  • Protected Device is the SEL-susceptible CMOS technology device whose possible destruction is to be avoided through the mitigation process.
  • Destruction Risk Level is the probability that there is a destructive SEL current value that is not detected because it is below the protection current threshold used to initiate a SEL mitigation process.
  • Protection Current Threshold is the value of the supply current consumed by the protected device taken as a reference to identify a SEL and initiate a mitigation process. The definition of the value of this threshold determines the rate of spurious mitigations and the level of risk of destruction. It is not always possible to zero both figures simultaneously and the relationship between them is inverse, i.e. the higher the spurious mitigation rate, the lower the risk of destruction.
  • Optimum Protection Current Threshold is the value of the Protection Current Threshold that simultaneously minimizes the Spurious Mitigation Rate and the Risk of Destruction. This value is immediately above the maximum value of the supply current consumed by the protected device and evolves as it ages due to the effect of accumulated damage from the radiation received.

Landscapes

  • Physics & Mathematics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Power Sources (AREA)
  • Emergency Protection Circuit Devices (AREA)
PCT/EP2020/080518 2019-10-31 2020-10-30 Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array WO2021084073A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP20807674.5A EP4052338A1 (en) 2019-10-31 2020-10-30 Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
AR20190103158 2019-10-31
ARP190103158A AR116929A1 (es) 2019-10-31 2019-10-31 Método para actualizar el umbral de referencia de al menos un parámetro operativo, unidad de protección para la mitigación de un evento simple de latchup (sel) en un dispositivo electrónico usando el umbral de referencia y disposición para la mitigación de un evento simple de latchup (sel) en un conjunto

Publications (1)

Publication Number Publication Date
WO2021084073A1 true WO2021084073A1 (en) 2021-05-06

Family

ID=73452160

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP2020/080518 WO2021084073A1 (en) 2019-10-31 2020-10-30 Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array

Country Status (3)

Country Link
EP (1) EP4052338A1 (es)
AR (1) AR116929A1 (es)
WO (1) WO2021084073A1 (es)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023006495A1 (fr) * 2021-07-30 2023-02-02 Airbus Defence And Space Sas Système électronique spatial
LU102862B1 (en) * 2021-09-30 2023-04-03 OroraTech GmbH Dynamic latch-up protection
WO2024189601A1 (en) * 2023-03-16 2024-09-19 Zero-Error Systems Pte. Ltd. A circuit apparatus and method for detection of or detection and protection against circuit anomaly

Citations (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1287103C (en) 1986-04-22 1991-07-30 Jim Pinard Cmos latch-up recovery circuit
US5212616A (en) 1991-10-23 1993-05-18 International Business Machines Corporation Voltage regulation and latch-up protection circuits
US5672918A (en) 1994-08-18 1997-09-30 The United States Of America As Represented By The United States Department Of Energy System level latchup mitigation for single event and transient radiation effects on electronics
US5828110A (en) 1995-06-05 1998-10-27 Advanced Micro Devices, Inc. Latchup-proof I/O circuit implementation
US6028341A (en) 1998-03-09 2000-02-22 United Microelectronics Corp. Latch up protection and yield improvement device for IC array
US6064555A (en) 1997-02-25 2000-05-16 Czajkowski; David Radiation induced single event latchup protection and recovery of integrated circuits
EP0725442B1 (en) 1995-01-31 2002-11-27 STMicroelectronics S.r.l. Monolithic output stage self-protected against latch-up phenomena
JP2006350425A (ja) 2005-06-13 2006-12-28 Japan Aerospace Exploration Agency 半導体装置のシングルイベント補償回路
CN101910973A (zh) 2008-03-07 2010-12-08 密克罗奇普技术公司 自动检测闭锁中的互补金属氧化物半导体装置并循环对其的供电
US20130335875A1 (en) * 2012-06-15 2013-12-19 Texas Instruments Incorporated Integrated circuit with automatic deactivation upon exceeding a specific ion linear energy transfer (let) value
CN103701087A (zh) 2013-11-28 2014-04-02 兰州空间技术物理研究所 一种空间单粒子锁定效应在轨监测方法
CN103762558A (zh) 2014-01-21 2014-04-30 北京航空航天大学 一种可恢复式抗单粒子闩锁电源接口电路
US8891215B2 (en) 2012-12-11 2014-11-18 Globalfoundries Singapore Pte. Ltd. High noise immunity with latch-up free ESD clamp
US9391448B2 (en) 2013-09-17 2016-07-12 The Boeing Company High current event mitigation circuit
US20170033554A1 (en) * 2015-07-31 2017-02-02 Harris Corporation Single event latchup (sel) current surge mitigation
US20170237250A1 (en) 2014-11-19 2017-08-17 Nanyang Technological University Electronic circuit for single-event latch-up detection and protection
CN107134758A (zh) 2017-05-08 2017-09-05 哈尔滨工业大学 一种空间环境下cmos器件单粒子闩锁效应防护装置
US9793899B1 (en) 2016-12-16 2017-10-17 Xilinx, Inc. Mitigation of single event latchup
JP6296636B2 (ja) 2012-07-27 2018-03-20 エヌエックスピー ユーエスエイ インコーポレイテッドNXP USA,Inc. 半導体デバイスのためのシングルイベントラッチアップ防止技法
US10048997B2 (en) 2016-05-04 2018-08-14 Hamilton Sundstrand Corporation Single event latch up mitigation in solid state power controllers
US20180248351A1 (en) * 2015-07-31 2018-08-30 Harris Corporation Adaptive single event latchup (sel) current surge mitigation
CN108494240A (zh) 2018-04-28 2018-09-04 北京鹏宇思睿科技有限公司 一种星上设备用防浪涌及防单粒子闩锁的电路模块
CN208401733U (zh) 2018-04-28 2019-01-18 北京鹏宇思睿科技有限公司 一种星上设备用防浪涌及防单粒子闩锁的电路模块
US10204906B2 (en) 2016-12-16 2019-02-12 Intel Corporation Memory with single-event latchup prevention circuitry
US10289178B1 (en) 2017-04-04 2019-05-14 Xilinx, Inc. Configurable single event latch-up (SEL) and electrical overvoltage stress (EOS) detection circuit

Patent Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1287103C (en) 1986-04-22 1991-07-30 Jim Pinard Cmos latch-up recovery circuit
US5212616A (en) 1991-10-23 1993-05-18 International Business Machines Corporation Voltage regulation and latch-up protection circuits
US5672918A (en) 1994-08-18 1997-09-30 The United States Of America As Represented By The United States Department Of Energy System level latchup mitigation for single event and transient radiation effects on electronics
EP0725442B1 (en) 1995-01-31 2002-11-27 STMicroelectronics S.r.l. Monolithic output stage self-protected against latch-up phenomena
US5828110A (en) 1995-06-05 1998-10-27 Advanced Micro Devices, Inc. Latchup-proof I/O circuit implementation
US6064555A (en) 1997-02-25 2000-05-16 Czajkowski; David Radiation induced single event latchup protection and recovery of integrated circuits
US6028341A (en) 1998-03-09 2000-02-22 United Microelectronics Corp. Latch up protection and yield improvement device for IC array
JP2006350425A (ja) 2005-06-13 2006-12-28 Japan Aerospace Exploration Agency 半導体装置のシングルイベント補償回路
US7907378B2 (en) 2005-10-20 2011-03-15 Microchip Technology Incorporated Automatic detection of a CMOS device in latch-up and cycling of power thereto
CN101910973A (zh) 2008-03-07 2010-12-08 密克罗奇普技术公司 自动检测闭锁中的互补金属氧化物半导体装置并循环对其的供电
US8896978B2 (en) 2012-06-15 2014-11-25 Texas Instruments Incorporated Integrated circuit with automatic deactivation upon exceeding a specific ion linear energy transfer (LET) value
US20130335875A1 (en) * 2012-06-15 2013-12-19 Texas Instruments Incorporated Integrated circuit with automatic deactivation upon exceeding a specific ion linear energy transfer (let) value
JP6296636B2 (ja) 2012-07-27 2018-03-20 エヌエックスピー ユーエスエイ インコーポレイテッドNXP USA,Inc. 半導体デバイスのためのシングルイベントラッチアップ防止技法
US8891215B2 (en) 2012-12-11 2014-11-18 Globalfoundries Singapore Pte. Ltd. High noise immunity with latch-up free ESD clamp
US9391448B2 (en) 2013-09-17 2016-07-12 The Boeing Company High current event mitigation circuit
CN103701087A (zh) 2013-11-28 2014-04-02 兰州空间技术物理研究所 一种空间单粒子锁定效应在轨监测方法
CN103762558A (zh) 2014-01-21 2014-04-30 北京航空航天大学 一种可恢复式抗单粒子闩锁电源接口电路
US20170237250A1 (en) 2014-11-19 2017-08-17 Nanyang Technological University Electronic circuit for single-event latch-up detection and protection
US20180248351A1 (en) * 2015-07-31 2018-08-30 Harris Corporation Adaptive single event latchup (sel) current surge mitigation
US9960593B2 (en) 2015-07-31 2018-05-01 Harris Corporation Single event latchup (SEL) current surge mitigation
US20170033554A1 (en) * 2015-07-31 2017-02-02 Harris Corporation Single event latchup (sel) current surge mitigation
US10048997B2 (en) 2016-05-04 2018-08-14 Hamilton Sundstrand Corporation Single event latch up mitigation in solid state power controllers
US9793899B1 (en) 2016-12-16 2017-10-17 Xilinx, Inc. Mitigation of single event latchup
US10204906B2 (en) 2016-12-16 2019-02-12 Intel Corporation Memory with single-event latchup prevention circuitry
US10289178B1 (en) 2017-04-04 2019-05-14 Xilinx, Inc. Configurable single event latch-up (SEL) and electrical overvoltage stress (EOS) detection circuit
CN107134758A (zh) 2017-05-08 2017-09-05 哈尔滨工业大学 一种空间环境下cmos器件单粒子闩锁效应防护装置
CN108494240A (zh) 2018-04-28 2018-09-04 北京鹏宇思睿科技有限公司 一种星上设备用防浪涌及防单粒子闩锁的电路模块
CN208401733U (zh) 2018-04-28 2019-01-18 北京鹏宇思睿科技有限公司 一种星上设备用防浪涌及防单粒子闩锁的电路模块

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
P. J. LAYTON: "Single Event Latchup Protection of Integrated Circuits", RADECS 97, FOURTH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 1997

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023006495A1 (fr) * 2021-07-30 2023-02-02 Airbus Defence And Space Sas Système électronique spatial
WO2023006498A1 (fr) * 2021-07-30 2023-02-02 Airbus Defence And Space Sas Système électronique spatial
WO2023006500A1 (fr) * 2021-07-30 2023-02-02 Airbus Defence And Space Sas Système électronique spatial
LU102862B1 (en) * 2021-09-30 2023-04-03 OroraTech GmbH Dynamic latch-up protection
EP4160841A1 (en) * 2021-09-30 2023-04-05 OroraTech GmbH Dynamic latch-up protection
WO2024189601A1 (en) * 2023-03-16 2024-09-19 Zero-Error Systems Pte. Ltd. A circuit apparatus and method for detection of or detection and protection against circuit anomaly

Also Published As

Publication number Publication date
EP4052338A1 (en) 2022-09-07
AR116929A1 (es) 2021-06-30

Similar Documents

Publication Publication Date Title
WO2021084073A1 (en) Method for updating the reference threshold of at least one operational parameter, protection unit for the mitigation of a single event latchup (sel) in an electronic device using the reference threshold and arrangement for the mitigation of a single event latchup (sel) in an array
KR101515849B1 (ko) Cmos 디바이스의 래치―업 자동 검출 및 cmos 디바이스로의 전력 순환
EP3739349B1 (en) Fault tolerant fail-safe link comprising parallel branches
US9367118B2 (en) Computer system and operating method thereof
EP3254366B1 (en) Method for detecting a failing rectifier or rectifier source in a ups
US20100042344A1 (en) System and method for detecting an electrical short across a static switch of an uninterruptible power supply
EP2843836A1 (en) Solid state power controller and method for monitoring a solid state power controller
US20070091527A1 (en) Automatic detection of a CMOS circuit device in latch-up and reset of power thereto
WO2016059853A1 (ja) 電力制御装置、及びこれを備える電力制御システム
JP5511599B2 (ja) 転流式遮断装置
US6297661B1 (en) Semiconductor switch fault detection
JP2009194980A (ja) 二次電池装置
EP3534485B1 (en) Battery pack, battery management system, and method therefor
KR100940313B1 (ko) 확장된 자기 감시 기능을 갖는 디지털 보호계전기 및 그의 오동작 방지 방법
KR101291767B1 (ko) 대기전력 차단 기능을 갖는 수배전반
CN107181235A (zh) 用于高电流脉冲电源的短路控制
US20150333505A1 (en) Method and Apparatus Relating to Surge Protection
KR102110378B1 (ko) 디지털보호계전기 내부연산오류에 의한 오동작을 방지하는 비율차동보호 장치 및 방법
US20130289922A1 (en) Power supply built-in testing
KR101760203B1 (ko) 가스 터빈의 배기 가스 온도 측정용 열전대 운영 장치 및 그 방법
US20240364342A1 (en) System having single-event latch-up detection and mitigation
EP4160841A1 (en) Dynamic latch-up protection
US20240186784A1 (en) Residual overcurrent protection
US20230402661A1 (en) Battery protection methods and systems
KR20210056759A (ko) 고전압 전기 연수기의 감전 방지 장치 및 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20807674

Country of ref document: EP

Kind code of ref document: A1

DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
NENP Non-entry into the national phase

Ref country code: DE

ENP Entry into the national phase

Ref document number: 2020807674

Country of ref document: EP

Effective date: 20220531