Classifications

• • G—PHYSICS
  • G05—CONTROLLING; REGULATING
  • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
  • G05B23/00—Testing or monitoring of control systems or parts thereof
  • G05B23/02—Electric testing or monitoring
  • G05B23/0205—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults
  • G05B23/0208—Electric testing or monitoring by means of a monitoring system capable of detecting and responding to faults characterized by the configuration of the monitoring system
  • G05B23/0213—Modular or universal configuration of the monitoring system, e.g. monitoring system having modules that may be combined to build monitoring program; monitoring system that can be applied to legacy systems; adaptable monitoring system; using different communication protocols
• • G—PHYSICS
  • G01—MEASURING; TESTING
  • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
  • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
  • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
  • G01R31/317—Testing of digital circuits
  • G01R31/3181—Functional testing
  • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
  • G01R31/318516—Test of programmable logic devices [PLDs]
  • G01R31/318519—Test of field programmable gate arrays [FPGA]
• • G—PHYSICS
  • G01—MEASURING; TESTING
  • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
  • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
  • G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
• • G—PHYSICS
  • G01—MEASURING; TESTING
  • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
  • G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
  • G01R35/005—Calibrating; Standards or reference devices, e.g. voltage or resistance standards, "golden" references
• • G—PHYSICS
  • G01—MEASURING; TESTING
  • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
  • G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
  • G01R35/02—Testing or calibrating of apparatus covered by the other groups of this subclass of auxiliary devices, e.g. of instrument transformers according to prescribed transformation ratio, phase angle, or wattage rating
• • G—PHYSICS
  • G05—CONTROLLING; REGULATING
  • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
  • G05B2219/00—Program-control systems
  • G05B2219/20—Pc systems
  • G05B2219/24—Pc safety
  • G05B2219/24065—Real time diagnostics

Definitions

• control circuits also include other devices/eoniponents such as;, for example, sensors, input/outpuis cards, analog-to digital converters and processors to monitor and/or control the operation of the nuclear power plant in general, output signals generated by the sensors, which are indicative of a sensed or measured parameter, are input to input/output cards, which are connected to an LPGA, which in turn can be connected to a processor.
• FFGAs field- programmable gate arrays
• an analog-io-digitai converter is utilized to convert the analog signal to a corresponding digital signal, in various configurations * the analog-to-digital conversion can be performed by the input/output card, by an analog-to-digital converter connected to the input/oistput card, or by the FPGA
• the calibration of the timing of the control circuit and the calibration of the analog voltages present within the control circuit can be verified. If the calibrations of either the timing or the analog voltages are not verified, the calibrations can be adjusted so that the control circuit is in proper calibration going forward.
• Known processes for verification and calibration are time consuming processes. For example, one known process includes verifying the timing of the control circuit anti then individually injecting multiple different voltage levels to verify the analog voltages present within the control circui t. Similar processes are currently utilized to verify calibrations of devices and/or systems.
• FIG. 1 illustrates a calibration system, in accordance with at least one aspect of the present disclosure
• FIG, 2 illustrates an exemplary triangular wave generated by a waveform generator of the calibration system of FIG. 1 ;
• FIG. 3 illustrates an exemplary sine wave generated by the waveform generator of the calibration system of FIG. 1 ;
• FIG. 4 illustrates a calibration method, in accordance with at least one aspect of the present disc 1 osure .
• aspects of the calibration system disclosed herein are illustrative in nature and are not meant to limit the scope or application thereof.
• the terms and expressions employed herein have been chosen for the purpose of describing the aspects for the convenience of the reader and are not meant to limit the scope thereof, in addition, it should be understood that any one or more of the disclosed aspects expressions of aspects, and/or examp les thereof can be combined with any one or more of the other disc losed aspects, ex pressions of aspects, and/or examples thereof without limitation.
• terms such as inward, outward, upward, downward, above, top, below, floor, left, right, side, interior, exterior and the like are words of convenience and are not.
• FIG, 1 illustrates a calibration system 10, in accordance with at least one aspect of the present disclosure.
• the calibration system 10 will be described in the context of its use to calibrate a control circuit 12 of a nuclear power plant. However, it will be appreciated that the calibration system 10 can be utilized to calibrate any number of different devices (an FPGA, a computer, & programmable logic controller, an Input/output circuit, etc.), circuits and/or systems.
• the calibration system 10 includes a waveform generator 14 and a controller 16.
• the controller 16 includes an input/output circuit 18, an analog- to-digital (A/D) converter 20 and an FFGA 22, According to various aspects, the calibration system ! 0 may also include a processor 24 connected to the FPGA 22.
• the waveform generator 14 is configured to generate one or more waveforms.
• the waveform generator 14 may be configured to generate one or more waveforms such as triangular waves, sine waves, square waves, sawtooth waves, etc. of different amplitudes over a wide range of frequencies.
• An exemplary triangular wave generated by the waveform generator 14 is shown in FIG. 2, where the triangular wave is a 1 Hz, 0-10 V triangular wave.
• An exemplary sine wave generated by the waveform generator 14 is shown in FIG, 3, where the sine wave is a 0.5 Flz, 040 V sine wave.
• the waveform generator 14 is connected to (in signal communication with) the control circuit 12, More specifically, the waveform generator 14 is connected to (in signal communication with) the input/output circuit 18 of the controller 16,
• the input/output circuit 18 is configured to receive analog signals at its input terminals (not shown for purposes of clarity ).
• the Input/output circuit 18 may receive analog .signals from a sensor 26.
• the input/output circuit 1.8 may receive analog signals from a plurality of sensors 26 such as, for example flow sensors, position sensors, pressure sensors, temperature sensors, etc.
• the input/output circuit 18 may include any number of input/output cards (analog I/O cards, digital I/O cards and/of mixed I/O cards) and may be configured to accommodate both analog and digital inputs/outputs.
• the input/output circuit 18 is further configured to output a control signal to an actuator 28, although only one actuator 28 is shown in FIG 1. It will be appreciated that the input/output circuit 18 may output control signals to a plurality of actuators 28 to control a valve, a motor, a pump, etc
• the A/D converter 20 is connected to (in signal communication with) the input/output circuit 18, and is configured to convert the analog signals received from the input/output circuit 18 into corresponding digital signals or digital values which are .representative of the analog signals. Although only one A/D converter 20 is shown in FIG 1 for purposes of clarity, it will be appreciated that the controller 16 may include any number of A/D
• the controller 16 includes a separate A/D converter 20 for each analog inputfoutput card hi the input/output circuit 18.
• the A/D converter 20 forms a part of the input/output circuit 18.
• the FFGA 22 is connected to (in signal communication with) the A/D converter 20, and is configured to process the digital signals and/or digital values received from the A/D converter 20.
• the A/D converter 20 forms a part of the FFGA 22.
• the FFGA 22 may also be utilized for control, filtering, timing and/or other logic functions.
• the FFGA 22 also includes a processor 30 which is in signal communication with the FFGA 22, The processor 30 may be utilized for communication, signal processing and/or executing algorithms or routines which are stored in a memory associated with the processor 30.
• the processor 30 can execute one or more such algorithms or routines to implement and control the functionality of the FFGA 22.
• the processor 30 interprets the digital signals or digital values output by toe A/D converter 2.0 and responsively causes the FFGA 22 to output one or more digital signals. Such signals may be control signals to control one or more components of the control: circuit 12 und/or
• the FFGA 22, or the combination of the FFGA 22 and the processor 30, may be considered a processing circuit.
• the processor 24 can be in signal communication with the processor 30, and may be utilized, for example, to format information provided by the processor 30 (e,g., information associated with an analog sensor 26 connected to the input/output circuit 18) so that : the information can be displayed on a monitor (not shown) connected to the processor 24 [0023] hi order to ensure that certain control circuits employed in unclear power plants or other applications are operating properly, the calibration of the control circuit can be verified by a calibration algorithm or routine executed by the processor 30 of the FPGA 22 With the calibration algorithm or routine, the processor 30 can verify the timing and voltage levels of the control circuit 12 based on a waveform generated by the waveform generator 14.
• the sampling rate of the analog signals received by the input/ouiput circuit 18 can he utilized to verify the timing of the control circuit 12 and the voltage levels of the analog signals received by the input/output circuit 18 can be utilized to verily the voltage levels of the control circuit 12. if the calibrations of either the timing or the analog voltages are not verified, the calibrations can be adjusted so that the control circuit 12 is in proper calibration going forward. For example, with respect to the timing of the control circuit 12, loop times utilized by the FPGA 22 can be adjusted to bring the timing into proper calibration.
• the calibration or routine can be executed by a processing circuit other than the FPGA 22 and the processor 30.
• a periodic waveform generated by the waveform generator 1.4 Is input to the input/output circuit 18.
• the waveform may be input to a test terminal block (not shown) of the input/output circuit 18.
• the processor 30 initiates the execution of the calibration algorithm or routine.
• the calibration algorithm or routine may be initiated automatically, such as in response to receiving the periodic waveform at a particular input of the input/output circuit 18 (e g. a test terminal block), or manually in response to an input or command from a user or device.
• information indicating the type of periodic waveform, the frequency of the periodic waveform and various voltage test points on the periodic waveform may be stored in a memory accessible by the processor 30
• information indicating threshold tolerances for the timi ng and for each of the voltage test points may also be stored in the memory accessible by the processor 30.
• the information may be stored in the memory when the FPGA 22 is programmed, such as at time of manufacture. However, it will be appreciated that the FPGA 22 programming can be subsequently updated.
• the processor 30 is configured to verify that the timing of the control circuit 12 is within a predetermined threshold tolerance.
• the analog signal of the periodic waveform is sampled, and the sampled analog values are con verted to digital signals or digital values by the A/D converter 20.
• the digital signals or digital values are provided to the FPGA 22 and in turn to the processor 30.
• the processor 30 utilizes the digital signals or digi tal values to determine the frequency of the periodic waveform.
• the processor 30 can then compare the determined frequency of the periodic waveform with the known frequency of the periodic waveform stored in the memory if the determined frequency is within the predetermined threshold tolerance of the known frequency, the timing calibration of the control circuit 12 is
• the timing calibration of the control circuit 12 will be considered to be verified if the determined frequency is within 1% of the known Frequency of 1 Hz
• the FPGA 22 (or the processor 30 of the FPGA 22) can be utilized to adjust the calibration of the timing (e.g., by adjusting loop times utilized by the FPG A 22) to bring the timing into proper calibration (he , within the predetermined threshold tolerance).
• the processor 30 is also configured to verify that each of the sampled voltage levels along the periodic waveform is within a predetermined threshold tolerance. Once the timing of the control circuit 12 has been verified or brought into proper calibration, the processor 30 can utilize the verified timing: to verify each of the sampled voltage levels along the periodic waveform is within the predetermined threshold tolerance. For example, voltage levels associated with a 0 ⁇ periodic waveform such as the triangular wave of FIG. 2 include 0V, 2 5V, 5V, 7.5V, and 10V. Because the timing of the control circuit 12 and the frequency of the periodic
• the calibration algorithm or routine knows when these voltage levels should occur in the periodic waveform.
• the amplitude of the periodic Waveform should be 5V at 0,25s and at 0.75s after the start of a period of the waveform, as is shown for example in FIG. 2. Since the timing has been verified or brought into proper calibration as described above, the processor 30 can utilize the digital signals or digital values corresponding to each of the sampled voltage levels at specific times to compare the sampled voltage values with the expected voltage values. If the sampled voltage values are each within the predetermined threshold tolerance of the expected voltage values, the voltage value calibration of the control circuit 12 is considered to be verified
• the FPGA 22 (or the processor 30 of the FPGA 22) can be utilized to adjust the calibration of the voltage values (e.g., by adjusting the amplitude of analog signals at the input/output circuit 18) to bring the voltage values into proper calibration (ie., within the predetermined threshold tolerance).
• the predetermined threshold tolerance e.g , 0.25%, 0.5%, 1 %, etc.
• a given predetermined threshold tolerance will be set on a case-by-case basis
• the timing and voltage levels it utilizes: to make control decisions are accurate to the extent they are within the predetermined threshold tolerances of the known/expeeted tinting and voltage levels. If the predetermined threshold tolerance lor a gi ven application is 1% and the control circuit 12 interprets an actual 2.5V analog signal as being a 2,8V analog signal, the control circuit 12 is not properly calibrated and a control operation based on the interpreted voltage level could be unintended » improper and/or unsafe. For these and other reasons, verifying proper calibration and/or adjusting calibration have calibration become part of ongoing maintenance in nuclear plants or other applications. By utilizing the calibration algorithm or routine as described above, the time taken to verify and/or adjust the calibrations are significantly reduced.
• control circuit 12 can use as little as one period of a periodic* waveform received from the waveform generator 14 to calibrate itself or verify its own calibration, greatly increasing the speed of the calibration process.
• a facility such as a nuclear plant may include numerous control circuits 12 that need calibrated, increasing the speed of calibration significantly reduces maintenance time,
• FIG ⁇ 4 illustrates a method 40 of calibrating a control circuit, in accordance with at least one aspect of the present disclosure.
• the method 40 is described in the context of calibrating the control circuit 12, it will be appreciated that the method 40 may be utilized to cal ibrate any number of different devices (an FPG A, a computer, a programmable logic controller, an input/outpui circuit, etc,), circuits and/or systems.
• the method 40 may be implemented using the calibration system 10 or other simitar systems. For purposes of simplicity, the implementation of the method 40 will be described in the context of the control circuit 12.
• a periodic waveform is generated 42 by; for example, the
• the periodic waveform is input 44 to an analog input of the
• the analog signal of the periodic waveform is sampled 46 by the FFGA 22, and the sampled analog values are converted 48 to digital signals or digital values by the A/D converter 20.
• the digital signals or digital values are utilized by the processor 30 to determine 50 the frequency of the periodic waveform.
• the processor 30 compares 52 the determined frequency to the known frequency of the periodic waveform. If the determined frequency is within a predetermined threshold tolerance of the known frequency, the timing of the control circuit 12 is considered to he properly calibrated. If the determined frequency is not within the predetermined threshold tolerance of the known frequency, the timing of the control circuit 12 is adjusted to bring the timing into proper calibration,
• the processor 30 to compare 54 each of the sampled voltage levels along the periodic waveform with the expected voltage levels (the calibration algorithm or routine knows when the expected voltage levels should occur In the periodic waveform). If each of the various sampled voltage levels is within a predetermined threshold tolerance of the expected voltage levels, the voltage levels of the control circuit 12 are considered to be properly calibrated. If each of the various sampled voltage levels Is not within a predetermined threshold tolerance of the expected voltage levels, the voltage levels of the control circuit 12 are adjusted to bring the voltage levels into proper calibration. The plurality of voltage levels can be compared to the expected voltage levels sequentially or in parallel.
• the above-described method 40 may be repeated periodically or continuously, and may be repeated any number of times,
• Example 1 - A calibration system comprises a wa veform generator configured to generate a periodic waveform and a control circuit in signal communication with the waveform generator.
• the control circuit comprises an analog-to-digita! converter configured to convert the periodic waveform to digital values and an electronic device in signal communication with the analog-to-digital converter.
• the electronic device is configured to verily calibration of (I ) timing of the control circuit and (2) voltage levels of the control circuit based on the periodic waveform.
• Example 2 The calibration system of Example 1 , wherein the periodic waveform comprises a triangular wave.
• Example 3 The calibration system of Example 1, wherein the periodic waveform comprises a sine wave.
• Example 4 The calibration system of Examples 1, 2 or 3, wherein the electronic device comprises a fieid-prograoimable gate array.
• Example 5 The calibration system of Examples 1 , 2, 3 or 4, wherein the analog-lo- digital converter forms a part of the electronic device.
• Example 6 The calibration system of Examples 1 , 2, 3. 4 or 5, wherein the control circyit further comprises an inpot/outpui circuit connected to the analog-to-digitai converter.
• Example ? The calibration system of Examples 1, 2, 3, 4, 5 or 6, wherein the input/output circuit forms a part of the electronic device.
• Example 8 The calibration system of Examples 1 2, 3, 4, 5, 6 or 7, wherein the control circuit further comprises a processor in signal communication with the electronic device,
• Example 9 The calibration system of Example 8, wherein the processor harms a part of the electronic device.
• Example 10 The calibration system of Examples 1 2. 3, 4, 5, 6, 7, 8 or 9 wherein the calibration system further comprises a processor in signal communication with the control circuit.
• Example 1 1 - An electronic device comprises an ana.log-to ⁇ digital converter configured to convert a periodic waveform to digital values and a processing circuit in signal communication with the analog-to-dlgital converter.
• the processing circuit is configured to verify calibration of (I ) timing of the electronic device and (2) voltage levels of the electronic device based on the periodic waveform.
• Example 12 The electronic device of Example 1 1, wherein the processing circuit comprises a fleld-programmable gate array.
• Example 13 The electronic device of Examples 1 1 or 12, wherein the processing circuit further comprises a processor
• Example 14 The electronic device of Examples 1 1, 12 or 13 further comprising an input/ouiput circuit in signal communication with the anaiog-to-digitai converter.
• Example 15 A calibration method is provided.
• the calibration method comprises generating a periodic waveform, inputting the generated periodic waveform into an electronic device, cal ibrating timing of the electronic device based cm the inputted peri odic waveform and calibrating voltage levels in the electronic device based oii the inputted periodic waveform.
• Example 16 The calibration method of Example 15, wherein calibrating timing of the electronic device based on the Inputted periodic wa veform comprises determining a frequency of the inputted periodic wa veform
• Example 17 The calibration method of Example 16, wherein calibrating timing of the electronic device based on the inputted periodic waveform further comprises comparing the determined frequency of the inputed periodic waveform with a known frequency
• Example 18 The calibration method of Example 17, wherein calibrating timing of the electronic device based on the inputed periodic waveform further comprises determining whether the determined frequency of the inputed periodic waveform is within a threshold tolerance of the known frequency.
• Example 19 The calibration method of Examples 15, 16, 17 or 18, wherein calibrating voltage levels in the electronic device based on the Inputted periodic waveform comprises comparing sampled voltage levels of the inputted periodic waveform with
• Example 20 The calibration method of Examples 19, wherein calibrating voltage levels in the electronic device based on the inputted periodic waveform further comprises determining whether each of the sampled voltage levels of the inputted periodic waveform is within a threshold tolerance of the expected voltage levels,

Landscapes

• Physics & Mathematics (AREA)
• General Physics & Mathematics (AREA)
• Engineering & Computer Science (AREA)
• General Engineering & Computer Science (AREA)
• Power Engineering (AREA)
• Automation & Control Theory (AREA)
• Analogue/Digital Conversion (AREA)
• Programmable Controllers (AREA)
• Testing Or Calibration Of Command Recording Devices (AREA)
• Tests Of Electronic Circuits (AREA)
• Testing And Monitoring For Control Systems (AREA)

Priority Applications (12)

Applications Claiming Priority (2)

Publications (1)

Family

ID=70779982

Family Applications (1)

Country Status (14)

Cited By (1)

Families Citing this family (1)

Citations (8)

Family Cites Families (21)

• 2020
  • 2020-05-07 ES ES20727551T patent/ES3006258T3/es active Active
  • 2020-05-07 BR BR112021022496A patent/BR112021022496A2/pt not_active Application Discontinuation
  • 2020-05-07 CN CN202080042778.2A patent/CN114008550B/zh active Active
  • 2020-05-07 PL PL20727551.2T patent/PL3966585T4/pl unknown
  • 2020-05-07 UA UAA202107061A patent/UA129058C2/uk unknown
  • 2020-05-07 SI SI202030555T patent/SI3966585T1/sl unknown
  • 2020-05-07 EP EP20727551.2A patent/EP3966585B1/en active Active
  • 2020-05-07 JP JP2021566599A patent/JP7661239B2/ja active Active
  • 2020-05-07 CA CA3139887A patent/CA3139887A1/en active Pending
  • 2020-05-07 FI FIEP20727551.2T patent/FI3966585T3/fi active
  • 2020-05-07 KR KR1020217040068A patent/KR102870209B1/ko active Active
  • 2020-05-07 WO PCT/US2020/031758 patent/WO2020231717A1/en not_active Ceased
  • 2020-05-07 US US17/595,118 patent/US12013435B2/en active Active
  • 2020-05-08 TW TW109115447A patent/TWI755728B/zh active

Patent Citations (8)

Also Published As

Similar Documents

Legal Events