WO2020117848A1 - Circuits logiques - Google Patents

Circuits logiques Download PDF

Info

Publication number
WO2020117848A1
WO2020117848A1 PCT/US2019/064297 US2019064297W WO2020117848A1 WO 2020117848 A1 WO2020117848 A1 WO 2020117848A1 US 2019064297 W US2019064297 W US 2019064297W WO 2020117848 A1 WO2020117848 A1 WO 2020117848A1
Authority
WO
WIPO (PCT)
Prior art keywords
logic circuit
print
class
address
sub
Prior art date
Application number
PCT/US2019/064297
Other languages
English (en)
Inventor
Anthony D. Studer
Quinton B. WEAVER
David N. Olsen
James Michael GARDNER
James William RING
David Owen Roethig
Christopher Hans BAKKER
Original Assignee
Hewlett-Packard Development Company, L.P.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from PCT/US2019/026152 external-priority patent/WO2020204951A1/fr
Priority claimed from PCT/US2019/026161 external-priority patent/WO2020117308A1/fr
Application filed by Hewlett-Packard Development Company, L.P. filed Critical Hewlett-Packard Development Company, L.P.
Priority to US16/763,450 priority Critical patent/US11338586B2/en
Priority to CN201980079727.4A priority patent/CN113168456A/zh
Priority to EP19823872.7A priority patent/EP3688646B1/fr
Priority to EP21171931.5A priority patent/EP3879420A1/fr
Publication of WO2020117848A1 publication Critical patent/WO2020117848A1/fr

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17566—Ink level or ink residue control
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17513—Inner structure
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17526—Electrical contacts to the cartridge
    • B41J2/1753—Details of contacts on the cartridge, e.g. protection of contacts
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17543—Cartridge presence detection or type identification
    • B41J2/17546—Cartridge presence detection or type identification electronically
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17553—Outer structure
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17503—Ink cartridges
    • B41J2/17556—Means for regulating the pressure in the cartridge
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01F—MEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
    • G01F23/00—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm
    • G01F23/22—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water
    • G01F23/24—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water by measuring variations of resistance of resistors due to contact with conductor fluid
    • G01F23/246—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water by measuring variations of resistance of resistors due to contact with conductor fluid thermal devices
    • G01F23/247—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm by measuring physical variables, other than linear dimensions, pressure or weight, dependent on the level to be measured, e.g. by difference of heat transfer of steam or water by measuring variations of resistance of resistors due to contact with conductor fluid thermal devices for discrete levels
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01F—MEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
    • G01F23/00—Indicating or measuring liquid level or level of fluent solid material, e.g. indicating in terms of volume or indicating by means of an alarm
    • G01F23/80—Arrangements for signal processing
    • G01F23/802—Particular electronic circuits for digital processing equipment
    • G01F23/804—Particular electronic circuits for digital processing equipment containing circuits handling parameters other than liquid level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B41—PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41J—TYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/005—Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by bringing liquid or particles selectively into contact with a printing material
    • B41J2/01—Ink jet
    • B41J2/17—Ink jet characterised by ink handling
    • B41J2/175—Ink supply systems ; Circuit parts therefor
    • B41J2/17566—Ink level or ink residue control
    • B41J2002/17586—Ink level or ink residue control using ink bag deformation for ink level indication
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01F—MEASURING VOLUME, VOLUME FLOW, MASS FLOW OR LIQUID LEVEL; METERING BY VOLUME
    • G01F25/00—Testing or calibration of apparatus for measuring volume, volume flow or liquid level or for metering by volume
    • G01F25/20—Testing or calibration of apparatus for measuring volume, volume flow or liquid level or for metering by volume of apparatus for measuring liquid level

Definitions

  • Subcomponents of apparatus may communicate with one another in a number of ways. For example, Serial Peripheral Interface (SPI) protocol, Bluetooth Low Energy (BLE), Near Field Communications (NFC) or other types of digital or analogue communications may be used.
  • SPI Serial Peripheral Interface
  • BLE Bluetooth Low Energy
  • NFC Near Field Communications
  • Some 2D and 3D printing systems include one or more replaceable print apparatus components, such as print material containers (e.g. inkjet cartridges, toner cartridges, ink supplies, 3D printing agent supplies, build material supplies etc.), inkjet printhead assemblies, and the like.
  • print material containers e.g. inkjet cartridges, toner cartridges, ink supplies, 3D printing agent supplies, build material supplies etc.
  • logic circuitry associated with the replaceable print apparatus component(s) communicate with logic circuitry of the print apparatus in which they are installed, for example communicating information such as their identity, capabilities, status and the like.
  • print material containers may include circuitry to execute one or more monitoring functions such as print material level sensing.
  • Figure 1 is an example of a printing system
  • Figure 2 is an example of a replaceable print apparatus component
  • Figure 3 shows an example of a print apparatus
  • Figures 4A, 4B, 4C, 4D and 4E show examples of logic circuitry packages and processing circuitry
  • Figure 5 is an example of a method which may be carried out by a logic circuitry package
  • Figure 6 is a further example of a method which may be carried out by a logic circuitry package
  • Figure 7 shows an example of a method which may be carried out for example by processing circuitry
  • Figure 8 shows an example arrangement of replaceable print apparatus components in a print apparatus
  • Figure 9 shows an example of a replaceable print apparatus component
  • Figure 10 is an example of a method of validating a print apparatus component
  • Figure 11 is a further example of a method of validating a print apparatus component
  • Figure 12 shows another example of a method of validation
  • Figure 13A shows an example arrangement of a fluid level sensor
  • Figure 13B shows an example of a perspective view of a print cartridge
  • Figure 14 shows an example of a logic circuitry package
  • Figure 15 shows a further example of a logic circuitry package.
  • Figure 16 shows another example of a logic circuitry package.
  • Figure 16A shows an example of a command including a parameter
  • Figure 17 shows an example of a flow chart of a process for a logic circuitry package to generate an appropriate output.
  • Figure 17A shows yet another example of a logic circuitry package.
  • Figure 18 shows an example of a graph plotting cells of a second class along a horizontal axis and respective output count values on a vertical axis.
  • Fig. 18A illustrates an example of a replaceable print component with a second sensor cell array.
  • Figure 19 shows an example of a graph plotting cells of a first class along a horizontal axis and respective output count values on a vertical axis.
  • Fig. 19A illustrates an example of a replaceable print component with a first sensor cell array.
  • Fig. 20 shows a flow chart of an example of a method of outputting count values in response to printer commands that contain calibration, class and/or sub-class parameters.
  • Fig. 21 shows an example of a replaceable print component.
  • Fig. 22 shows an example of a portion of a replaceable print component.
  • Fig. 23 shows another example of a replaceable print component.
  • Fig. 24 shows another example of a logic circuitry package.
  • Fig. 25 shows yet another example of a logic circuitry package.
  • Fig. 26 shows example aspects of the logic circuitry package of Fig. 25.
  • Fig. 27A illustrates an example of a diagram of a print apparatus component with a filled reservoir and Fig. 27B illustrates the same component diagram with a substantially exhausted reservoir.
  • Figs. 28A - C illustrate graphs that plot output count values along a vertical axis associated with sensor cells or IDs on the horizontal axis, wherein Fig. 28C represents delta values of Figs. 28 A and 28B.
  • Fig. 29 illustrates a flow chart of an example method of gradually changing values in response to received ID series.
  • Fig. 30 illustrates a diagram of an example logic circuitry package to monitor a serial bus.
  • Fig. 31 illustrates a diagram including example clock and data communication streams.
  • Inter-integrated Circuit (I 2 C, or I2C, which notation is adopted herein) protocol allows at least one‘master’ integrated circuit (IC) to communicate with at least one ‘slave’ IC, for example via a bus.
  • I2C, and other communications protocols communicate data according to a clock period. For example, a voltage signal may be generated, where the value of the voltage is associated with data. For example, a voltage value above x may indicate a logic“1” whereas a voltage value below x volts may indicate a logic“0”, where x is a predetermined numerical value.
  • data can be communicated via a bus or another communication link.
  • Certain example print material containers have slave logic that utilize I2C
  • a master IC may generally be provided as part of the print apparatus (which may be referred to as the‘host’) and a replaceable print apparatus component would comprise a‘slave’ IC, although this need not be the case in all examples.
  • the slave IC(s) may comprise a processor to perform data operations before responding to requests from logic circuitry of the print system.
  • Logic circuitry within a print apparatus may receive information from logic circuitry associated with a replaceable print apparatus component via a communications interface, and/or may send commands to the replaceable print apparatus component logic circuitry, which may comprise commands to write data to a memory associated therewith, or to read data therefrom.
  • print apparatus components may include replaceable print apparatus components.
  • Certain print apparatus components may include a reservoir holding print agent or print material.
  • print material and print agent mean the same thing and are intended to encompass different example print materials including ink, toner particles, liquid toner, three-dimensional printing agents (including stimulators and inhibitors), three-dimensional printing build material, three-dimensional print powder.
  • the identity, functionality and/or status of a replaceable print apparatus component and/or the logic circuitry associated therewith may be communicated to logic circuitry of a print apparatus via a communications interface.
  • a print agent container logic circuit may be configured to communicate an identity.
  • the identity may be stored on the logic circuit to facilitate the checking thereof by a compatible print apparatus logic circuit, wherein in different examples the identity may be in the form of a product serial number, another cartridge number, a brand name, a signature or bit indicating an authenticity, etc.
  • multiple functions or logic circuits may be associated with a single logic circuit package of a single print apparatus component whereby multiple corresponding identities may be stored on and/or read from the logic circuit package.
  • the logic circuitry of the print apparatus component may store print apparatus component characteristics data, for example comprising data representative of at least one characteristic of a print material container, for example print material identifying characteristics, such as, total volume, initial fill volume and/or fill proportion (see for example EP patent publication No. 0941856); color such as cyan, magenta, yellow or black; color data including compressed or non-compressed color maps or portions thereof (see for example international patent application publication No. W02015/016860); data to reconstruct colour maps such as recipes (see for example international patent application publication No. WO2016/028272); etc.
  • the print material characteristics may be configured to enhance a functionality or output with respect to a print apparatus in which it is installed.
  • a status such as print material level- related data (e.g. a fill level) or other sensed (e.g. dynamic) property, may be provided via a communications interface, for example such that a print apparatus may generate an indication of the fill level to a user.
  • a validation process may be carried out by a print apparatus.
  • An example of a cryptographically authenticated communication scheme is explained in US patent publication 9619663.
  • the print apparatus may verify that a print agent container originates from an authorized source, so as to ensure the quality thereof (for example, performing an authentication thereof).
  • Examples of logic circuits of replaceable components that are configured to respond to authentication requests are US patent publication No. 9619663, US patent publication No. 9561662 and/or US patent publication No. 9893893.
  • a validation process may include an integrity check to ensure that the replaceable print apparatus component and/or the logic circuitry associated therewith is functioning as expected, for example that communicated identity or identities, print material characteristics and status are as expected.
  • the validation process may further comprise requesting sensor information such that logic circuitry of a print apparatus component can check that this sensor data complies with expected parameters.
  • instructions to perform tasks may be sent to logic circuitry of a print apparatus component from logic circuitry associated with a print apparatus via the communications interface.
  • the logic circuitry package may be associated with a replaceable print apparatus component, for example being internally or externally affixed thereto, for example at least partially within the housing, and is adapted to communicate data with a print apparatus controller via a bus provided as part of the print apparatus.
  • A‘logic circuitry package’ as the term is used herein refers to one or more logic circuits that may be interconnected or communicatively linked to each other. Where more than one logic circuit is provided, these may be encapsulated as a single unit, or may be separately encapsulated, or not encapsulated, or some combination thereof.
  • the package may be arranged or provided on a single substrate or a plurality of substrates. In some examples the package may be directly affixed to a cartridge wall. In some examples, the package may comprise an interface, for example comprising pads or pins.
  • the package interface may be intended to connect to a communication interface of the print apparatus component that in turn connects to a print apparatus logic circuit, or the package interface may connect directly to the print apparatus logic circuit.
  • Example packages may be configured to communicate via a serial bus interface.
  • each logic circuitry package is provided with at least one processor and memory.
  • the logic circuitry package may be, or may function as, a
  • the logic circuitry package may be adhered to or integrated with the replaceable print apparatus component.
  • a logic circuitry package may be adhered to or integrated with the replaceable print apparatus component.
  • logic circuitry assembly alternatively be referred to as a logic circuitry assembly, or simply as logic circuitry or processing circuitry.
  • the logic circuitry package may respond to various types of requests (or commands) from a host (e.g. a print apparatus).
  • a first type of request may comprise a request for data, for example identification and/or authentication information.
  • a second type of request from a host may be a request to perform a physical action, such as performing at least one measurement.
  • a third type of request may be a request for a data processing action. There may be additional types or requests.
  • different requests are handled by different logic circuits of the package.
  • the different logic circuits may be associated with different addresses.
  • a plurality of such logic circuitry packages may be connected to an I2C bus.
  • at least one address of the logic circuitry package may be an I2C compatible address (herein after, an I2C address), for example in accordance with an I2C protocol, to facilitate directing communications between master to slaves in accordance with the I2C protocol.
  • I2C address an I2C compatible address
  • other forms of digital and/or analogue communication can be used.
  • Figure 1 is an example of a printing system 100.
  • the printing system 100 comprises a print apparatus 102 in communication with logic circuitry associated with a replaceable print apparatus component 104 via a communications link 106.
  • the replaceable print apparatus component 104 is shown as external to the print apparatus 102, in some examples, the replaceable print apparatus component 104 may be housed within the print apparatus. While a particular type of 2D print apparatus 102 is shown, a different type of 2D print apparatus or a 3D print apparatus may instead be provided.
  • the replaceable print apparatus component 104 may comprise, for example a print material container or cartridge (which, again, could be a build material container for 3D printing, a liquid or dry toner container for 2D printing, or a liquid print agent container for 2D or 3D printing), which may in some examples comprise a print head or other dispensing or transfer component.
  • the replaceable print apparatus component 104 may for example contain a consumable resource of the print apparatus 102, or a component which is likely to have a lifespan which is less (in some examples, considerably less) than that of the print apparatus 102.
  • replaceable print apparatus component 104 there may be a plurality of replaceable print apparatus components, for example comprising print agent containers of different colors, print heads (which may be integral to the containers), or the like.
  • the print apparatus components 104 could comprise service components, for example to be replaced by service personnel, examples of which could include print heads, toner process cartridges or logic circuit package by itself to adhere to corresponding print apparatus component and communicate to a compatible print apparatus logic circuit.
  • the communications link 106 may comprise an I2C capable or compatible bus (herein after, an I2C bus).
  • Figure 2 shows an example of a replaceable print apparatus component 200, which may provide the replaceable print apparatus component 104 of Figure 1.
  • the replaceable print apparatus component 200 comprises a data interface 202 and a logic circuitry package 204.
  • the logic circuitry package 204 decodes data received via the data interface 202.
  • the logic circuitry may perform other functions as set out below.
  • the data interface 202 may comprise an I2C or other interface. In certain examples the data interface 202 may be part of the same package as the logic circuitry package 204.
  • the logic circuitry package 204 may be further configured to encode data for transmission via the data interface 202. In some examples, there may be more than one data interface 202 provided. [0062] In some examples, the logic circuitry package 204 may be arranged to act as a‘slave’ in I2C communications.
  • Figure 3 shows an example of a print apparatus 300.
  • the print apparatus 300 may provide the print apparatus 102 of Figure 1.
  • the print apparatus 300 may serve as a host for replaceable components.
  • the print apparatus 300 comprises an interface 302 for communicating with a replaceable print apparatus component and a controller 304.
  • the controller 304 comprises logic circuitry.
  • the interface 302 is an I2C interface.
  • controller 304 may be configured to act as a host, or a master, in I2C communications.
  • the controller 304 may generate and send commands to at least one replaceable print apparatus component 200, and may receive and decode responses received therefrom.
  • the controller 304 may communicate with the logic circuitry package 204 using any form of digital or analogue communication.
  • the print apparatus 102, 300 and replaceable print apparatus component 104, 200, and/or the logic circuitry thereof, may be manufactured and/or sold separately.
  • a user may acquire a print apparatus 102, 300 and retain the apparatus 102, 300 for a number of years, whereas a plurality of replaceable print apparatus components 104, 200 may be purchased in those years, for example as print agent is used in creating a printed output. Therefore, there may be at least a degree of forwards and/or backwards compatibility between print apparatus 102, 300 and replaceable print apparatus components 104, 200. In many cases, this compatibility may be provided by the print apparatus 102, 300 as the replaceable print apparatus components 104, 200 may be relatively resource constrained in terms of their processing and/or memory capacity.
  • Figure 4A shows an example of a logic circuitry package 400a, which may for example provide the logic circuitry package 204 described in relation to Figure 2.
  • the logic circuitry package 400a may be associated with, or in some examples affixed to and/or be incorporated at least partially within, a replaceable print apparatus component 200.
  • the logic circuitry package 400a is addressable via a first address and comprises a first logic circuit 402a, wherein the first address is an I2C address for the first logic circuit 402a.
  • the first address may be configurable.
  • the first address is a fixed address, e.g.“hard-wired”, intended to remain the same address during the lifetime of the first logic circuit 402a.
  • the first address may be associated with the logic circuitry package 400a at and during the connection with the print apparatus logic circuit, outside of the time periods that are associated with a second address, as will be set out below.
  • the first addresses can be considered standard I2C address for logic circuitry packages 400a or replaceable print components.
  • the logic circuitry package 400a is also addressable via a second address.
  • the second address may be associated with different logic functions or, at least partially, with different data than the first address.
  • the second address may be associated with a different hardware logic circuit or a different virtual device than the first address.
  • the second address may be configurable.
  • the second address may be an initial and/or default second address at the start of a communication session via the second address and may be reconfigured to a different address after the start of the session.
  • the second address may be used for the duration of the communication session
  • the logic circuitry package 400a may be configured to set the address to a default or initial address at the end of the session, or at or before the beginning of a new session. Communications in such a communication session may be directed to the second address and between communication sessions may be directed to the first address, whereby the print apparatus logic circuit 304 may verify, for example, different identities, characteristics and/or status through these different communication sessions via different addresses.
  • this loss of power may cause the second‘temporary’ address to be discarded (for example, the second address may be held in volatile memory, whereas the initial or default address may be held in persistent memory). Therefore a‘new’ or‘temporary’ second address may be set each time after the corresponding communications session is started (although in some cases the‘new’ or‘temporary’ second address may have been previously used in relation to the logic circuitry).
  • the logic circuit package 400a may not set itself back to the initial second address for starting each corresponding communication session. Rather, it may allow for configuring the second address at each corresponding communication session, without switching to the initial or default second address.
  • the second address may be configured to be an initial second address at the start of a time period during which the communication session is to take place.
  • the logic circuitry package 400a may be configured to reconfigure its second address to a temporary address in response to a command sent to the initial second address and including that temporary address during that time period.
  • the logic circuitry package 400a may then be effectively reset such that upon receiving a subsequent command indicative of the task and time period sent to the first address, the logic circuitry package 400a is configured to have the same initial second address.
  • the initial and/or default second address of different logic circuitry packages 204, 400a may be the same. However, for each communication session with the second address, each logic circuitry package 400a may be temporarily associated with a different temporary address, which may be set as the second address for each communication session.
  • a random temporary second address can be used each time, in some examples with the condition that each enabled second address on a common I2C bus at a particular instant is different from the other enabled addresses.
  • a‘random’ second address may be a second address which is selected from a predetermined pool of possible second addresses, which may, in some examples, be stored on the print apparatus.
  • the temporary address may be generated by the print apparatus logic circuit 304 for each connected logic circuitry package 400a and communicated through said command.
  • the logic circuitry package 400a may comprise a memory to store the second address (in some examples in a volatile manner).
  • the memory may comprise a programmable address memory register for this purpose.
  • the package 400a is configured such that, in response to a first command indicative a first time period sent to the first address (and in some examples a task), the package 400a may respond in various ways.
  • the package 400a is configured such that it is accessible via at least one second address for the duration of the time period.
  • the package may perform a task, which may be the task specified in the first command. In other examples, the package may perform a different task.
  • the first command may, for example, be sent by a host such as a print apparatus in which the logic circuitry package 400a (or an associated replaceable print apparatus component) is installed.
  • the task may comprise a monitoring task, for example, monitoring a timer (and in some examples, monitoring the time period).
  • the task may comprise a computational task, such as performing a mathematical challenge.
  • the task may comprise activating a second address and/or effectively deactivating the first address for
  • activating or enabling a second address may comprise setting (e.g. writing, re-writing or changing), or triggering the setting of, a second address (for example, a temporary second address), for example by writing the second address in a portion of memory which is indicative of an address of the logic circuitry package 400a.
  • the task and/or time period may be specified explicitly in the first command, or may be inferred by the logic circuitry package 400a by reference to a lookup table or the like.
  • the first command may for example comprise mode data and time data.
  • a first data field which may be sent as part of a serial data package, may comprise a mode field. This may for example be around one or a few bits or bytes in size.
  • a second data field which may be sent as part of the serial data packet of the first data field in some examples, may comprise a‘dwell time’ data field. For example, this may be around two or a few bits or bytes in size and may specify a time period, for example in milliseconds.
  • the package 400a is configured so as to be inaccessible via the second address (the default or temporary second address or any address other the first address) for a second time period preceding (in some examples, immediately preceding) the first time period and/or for a third time period following (in some examples, immediately following) the first time period.
  • the first logic circuit 402a is to ignore I2C traffic sent to the first address (or any address other than a currently active second address) for the duration of the time period.
  • the package 400a may respond to commands directed to the first address and not to commands directed to the second address outside the first time period; and may respond to commands directed to the second address and not to commands directed to the first address during the first time period.
  • ignore as used herein with respect to data sent on the bus may comprise any or any combination of not receiving (in some examples, not reading the data into a memory), not acting upon (for example, not following a command or instruction) and/or not responding (i.e. not providing an
  • I2C traffic sent to the first address may be defined as the logic circuitry package 400a not responding to communications directed to the first address (or any address other than a currently active second address as perceivable by the print apparatus logic circuit 304).
  • the first logic circuit 402a to‘ignore’ (or otherwise not respond to) I2C traffic sent to the first address for the duration of the time period for which the second address is activated or in use allows the first and second addresses to be entirely independent of one another.
  • the first address may be I2C compliant whereas a second address may be of any format, including in some examples a non-I2C compliant format.
  • the first address is effectively disabled for the duration of the time period, consideration need not be made as to any response to a command which the package 400a may consider to be addressed to the first address.
  • the first address may be represented by a particular bit sequence and, if there is a possibility that the first address may be recognized when the package is not to be addressed using the first address, precautions may be taken such that this identifying bit sequence is avoided when the package is not to be addressed using the first address.
  • the likelihood of this event could increase in the instance where communication is established via different temporary second addresses of respective different logic circuitry packages within a single time period over the same serial bus. If these situations are not managed correctly, indeterminate or unexpected behaviour may be seen.
  • the first and the second addresses may be of different lengths.
  • the first address may be a 10-bit address and the second address may be a 7-bit address.
  • the first and second address may be of the same length, for example both comprising a 7-bit or 10-bit address.
  • the first and the default second address are hardwired, while the second address allows for reconfiguration to the temporary address, as explained above.
  • the first and second address may be programmed.
  • the first logic circuit 402a is to perform a task, which may be the task specified in the command received, for the duration of the time period.
  • the first logic circuit 402a may not perform the specified task (for example, if it is unable to do so, or it is unnecessary to do so to keep the first logic circuit 402a‘busy’, as described below).
  • the first logic circuit 402a may in effect not respond to (i.e., ignore) requests sent to the first address as a result of performing a task, which may be a task specified in the first command.
  • the task may at least substantially consume the processing capacity of the first logic circuit 402a.
  • the task may comprise monitoring a timer in such a way that the processing capacity of the first logic circuit 402a is substantially dedicated to that task.
  • the processing capacity may be substantially dedicated to performing a computational task, such as an arithmetical task.
  • the first logic circuit 402a may be tasked with calculating a value such as pi.
  • This task may be, according to present understanding, unlimited in the sense that a processor could continue calculating pi to further decimal places for an infinite amount of time. Therefore, the performance of this task to completion exceeds any likely time period specified in the first command. For example, such time periods may be, in some examples, in the order of seconds or tens of seconds. If the first logic circuit is dedicated to the task of calculating pi/monitoring a timer until the time period has passed, it may not also be monitoring traffic sent thereto via a
  • the (temporary) second address could be the same as the first address whereby the desired function corresponding to that second address may still be achieved.
  • the second address is different to the first address.
  • the task of calculating pi is merely one example of a task which may generally exceed a time period specified in a first command.
  • Other examples of computational tasks having a completion time which is likely to exceed the time period may be selected, for example based on the length of the time period under consideration. For example, if the time period is to last for no longer than 3 seconds, a processing task which will exceed 3 seconds in duration may be performed (and, in some examples, instructed in the first command).
  • the task may comprise monitoring a time period.
  • the logic circuitry packages 400a may be configured to, in response to such a first command including the task and time period, not respond to communications directed to its first address, not necessarily by performing a processing task but effectively by being programmed not to respond.
  • the package 400a is configured to provide a first set of responses, or to operate in a first mode, in response to instructions sent to the first address and to provide a second set of responses, or to operate in a second mode, in response to instructions sent to the second address.
  • the address may trigger different functions provided by the package 400a.
  • at least one response of the first set of responses is output in response to commands sent to the first address and not in response to commands sent to the second address and at least one response of the second set of responses is output in response to commands sent to the second address and not in response to commands sent to the first address.
  • the first set of responses may be cryptographically authenticated (i.e.
  • the second set of responses may relate to sensor data and the first set of responses may not relate to sensor data.
  • messages may be accompanied by a session key identifier. For example an identity of a logic circuit of the package 400a could be communicated in the first and the second set of responses, whereby it is cryptographically authenticated in the first set but not in the second set. This may allow the package 400a to provide two distinct functions. Data may be output from an output data buffer of the package 400a.
  • the package 400a may be configured to participate in a first validation process using I2C communications sent to the first address, and to participate in a second validation process using communications sent to the second address.
  • the second address may be a reconfigurable address, and in some examples may be reconfigured after the first validation process has been carried out.
  • the first validation process may comprise an exchange of encrypted or authenticable messages, wherein the messages are encrypted and/or signed based on a base key stored in the package, which may be a secret key (or based on a secret base key) that corresponds to a secret key stored or held in the print apparatus.
  • the second validation process may comprise an integrity check, in which the package 400a may return requested data values such that a host apparatus can verify that these data values meet predetermined criteria.
  • the addresses used to communicate with the circuitry package 400a have been described. Further communication may be directed to memory addresses to be used to request information associated with these memory addresses.
  • the memory addresses may have a different configuration than the first and second address of the logic circuitry package 400a.
  • a host apparatus may request that a particular memory register is read out onto the bus by including the memory address in a read command.
  • a host apparatus may have a knowledge and/or control of the arrangement of a memory.
  • a particular register may be associated with a value, which may be static or reconfigurable.
  • the host apparatus may request that the register be read out onto the bus by identifying that register using the memory address.
  • the registers may comprise any or any combination of address register(s), parameter register(s) (for example to store gain and/or offset parameters), sensor identification register(s) (which may store an indication of a type of sensor), sensor reading register(s) (which may store values read or determined using a sensor), sensor number register(s) (which may store a number or count of sensors), version identity register(s), memory register(s) to store a count of clock cycles, memory register(s) to store a value indicative of a read/write history of the logic circuitry, or other registers.
  • Figure 4B shows another example of a logic circuitry package 400b.
  • the package 400b comprises a first logic circuit 402b, in this example, comprising a first timer 404a, and a second logic circuit 406a, in this example, comprising a second timer 404b. While in this example, each of the first and second logic circuits 402b, 406a comprises its own timer 404, in other examples, they may share a timer, or reference at least one external timer. In a further example, the first logic circuit 402b and the second logic circuit 406a are linked by a dedicated signal path 408.
  • the logic circuitry package 400b may receive a first command comprising two data fields.
  • a first data field is a one byte data field setting a requested mode of operation.
  • the first command may comprise additional fields, such as an address field and/or a request for acknowledgement.
  • the logic circuitry package 400b is configured to process the first command. If the first command cannot be complied with (for example, a command parameter is of an invalid length or value, or it is not possible to enable the second logic circuit 406a), the logic circuitry package 400b may generate an error code and output this to a communication link to be returned to host logic circuitry, for example in the print apparatus.
  • the logic circuitry package 400b measures the duration of the time period included in the first command, for example utilising the timer 404a.
  • the timer 404a may comprise a digital“clock tree”.
  • the timer 404a may comprise an RC circuit, a ring oscillator, or some other form of oscillator or timer.
  • the first logic circuit 402b in response to receiving a valid first command, the first logic circuit 402b enables the second logic circuit 406a and effectively disables the first address, for example by tasking the first logic circuit 402b with a processing task as described above.
  • enabling the second logic circuit 406a comprises sending, by the first logic circuit 402b, an activation signal to the second logic circuit 406a.
  • the logic circuitry package 400b is configured such that the second logic circuit 406a is selectively enabled by the first logic circuit 402b.
  • the second logic circuit 406a is enabled by the first logic circuit 402b sending a signal via a signal path 408, which may or may not be a dedicated signal path 408, that is, dedicated to enable the second logic circuit 406a.
  • the first logic circuit 402b may have a dedicated contact pin or pad connected to the signal path 408, which links the first logic circuit 402b and the second logic circuit 406a.
  • the dedicated contact pin or pad may be a General Purpose Input/Output (a GPIO) pin of the first logic circuit 402b.
  • the contact pin/pad may serve as an enablement contact of the second logic circuit 406a.
  • the voltage of the signal path 408 may be driven to be high in order to enable the second logic circuit 406a.
  • a signal may be present for substantially the duration of the first time period, for example, starting following receipt of the first command and may cease at the end of the first time period.
  • the enablement may be triggered by a data field in the command.
  • the second logic circuit may be selectively enabled/disable, for example for the duration of the time period, in another way.
  • such a contact pad or pin is provided in a manner so as to be generally inaccessible from the exterior of a replaceable print apparatus component. For example, it may be relatively distant from an interface and/or may be fully enclosed by a housing. This may be useful in ensuring that it is only triggered via the first logic circuit 402b.
  • the second logic circuit 406a is addressable via at least one second address.
  • the second logic circuit 406a when the second logic circuit 406a is activated or enabled, it may have an initial, or default, second address, which may be an I2C address or have some other address format.
  • the second logic circuit 406a may receive instructions from a master or host logic circuitry to change the initial address to a temporary second address.
  • the temporary second address may be an address which is selected by the master or host logic circuitry. This may allow the second logic circuit 406a to be provided in one of a plurality of packages 400 on the same I2C bus which, at least initially, share the same initial second address.
  • This shared, default, address may later be set to a specific temporary address by the print apparatus logic circuit, thereby allowing the plurality of packages to have different second addresses during their temporary use, facilitating communications to each individual package. At the same time, providing the same initial second address may have manufacturing or testing advantages.
  • the second logic circuit 406a may comprise a memory.
  • the memory may comprise a programmable address register to store the initial and/or temporary second address (in some examples in a volatile manner).
  • the second address may be set following, and/or by executing, an I2C write command.
  • the second address may be settable when the enablement signal is present or high, but not when it is absent or low.
  • the second address may be set to a default address when an enablement signal is removed and/or on restoration of enablement of the second logic circuit 406a. For example, each time the enable signal over the signal path 408 is low, the second logic circuit 406a, or the relevant part(s) thereof, may be reset.
  • the default address may be set when the second logic circuit 406a, or the relevant part(s) thereof, is switched out- of-reset. In some examples the default address is a 7-bit or 10-bit identification value. In some examples, the default address and the temporary second address may be written in turn to a single, common, address register.
  • the address of the second logic circuit 406a may be rewritten at any time at which it is enabled. In some examples, when connected to the bus, the second logic circuit 406a may be in a low current state except when it is in an enabled state.
  • the second logic circuit 406a may comprise a power-on reset (POR) device.
  • POR power-on reset
  • This may comprise an electronic device which detects the power applied to the second logic circuit 406a and generates a reset impulse that goes to the entire second logic circuit 406a placing it into a known state.
  • POR device may be of particular utility in testing the package 400b prior to installation.
  • a plurality of further logic circuits may be‘chained’ together, with further pins (which may be GPIO pins) or the like.
  • the logic circuit may activate an‘out’ pin or pad, and an‘in’ pin or pad of the next logic circuit in the chain (if one exists) thereby be driven high and the logic circuit may be enabled.
  • Such a further logic circuit(s) may function as described in relation to the second logic circuity 406a.
  • Such further logic circuits may have the same default address as the second logic circuit 406a in some examples. There is no absolute limit as to how many logic circuits can be serially chained and accessed in this way, however there may be a practical limitation in a given implementation based on the series resistance on the bus lines, the number of Slave IDs, and the like.
  • the first logic circuit 402b is configured to generate an enablement signal that may be an active low asynchronous reset signal.
  • the second logic circuit 406a may immediately cease operations. For example, data transfers may immediately cease, and a default state (which may be a sleep state and/or a low current state) may be assumed by the second logic circuit 406a.
  • memories such as registers may revert to an initialised state (for example, a default address may comprise an initialised state of an address register).
  • the first logic circuit 402b and the second logic circuit 406a may be connected to the same I2C bus.
  • an additional connection for example provided between GPIO pins of the first logic circuit 402b and the second logic circuit 406a may be selectively enabled following receipt of a dedicated command.
  • the first logic circuit 402b may drive a dedicated GPIO pin to be high for a time period specified in a command (whereas by default the pin may be in a low state).
  • the first logic circuit 402b may not acknowledge (‘NAK’) any attempts to communicate using the first address.
  • the dedicated contact pin may be returned to the‘low’ state, and the first logic circuit 402b may be receptive to communications on the I2C bus sent to the first address once again.
  • the second logic circuit 406a may be enabled, and receptive to communications on the I2C bus.
  • first logic circuit 402b by sharing I2C contacts between the first logic circuit 402b and the second logic circuit 406a, electrical interconnect cost is small. Additionally, if the second logic circuit is selectively powered only for the duration of the time period, it may be less susceptible to electrochemical wear. In addition, this may allow multiple packages comprising respective first logic circuits 402b and second logic circuits 406a to be provided on the same serial I2C bus, where the second logic circuits 406a may (at least initially) share an address, which may in turn reduce manufacturing and deployment complexities.
  • the logic circuitry package 400b comprises a first operational mode in which it responds to communication sent to the first address and not any second address and a second operational mode in which it responds to communications sent to a second address (e.g. the second address currently in use, and in some examples, currently stored in a dedicated register of the second logic circuit 406a) and not the first address.
  • a second address e.g. the second address currently in use, and in some examples, currently stored in a dedicated register of the second logic circuit 406a
  • the second logic circuit 406a comprises a first array 410 of cells and at least one second cell 412 or second array of second cells.
  • the first cells 416 a-f, 414 a-f and the at least one second cell 412 can comprise resistors.
  • the first cells 416 a-f, 414 a-f and the at least one second cell 412 can comprise sensors.
  • the first cell array 410 comprises a print material level sensor and the at least one second cell 412 comprises another sensor and/or other sensor array.
  • the first cell array 410 comprises a sensor configured to detect a print material level of a print supply, which may in some examples be a solid but in examples described herein is a liquid, for example, an ink or other liquid print agent.
  • the first cell array 410 may comprise a series of temperature sensors (e.g. cells 414a-f) and a series of heating elements (e.g. cells 416a-f), for example similar in structure and function as compared to the level sensor arrays described in WO2017/074342, WO2017/184147, and WO2018/022038.
  • the resistance of a resistor cell 414 is linked to its temperature.
  • the heater cells 416 may be used to heat the sensor cells 414 directly or indirectly using a medium.
  • the subsequent behaviour of the sensor cells 414 depends on the medium in which they are submerged, for example whether they are in liquid (or in some examples, encased in a solid medium) or in air. Those which are submerged in liquid/encased may generally lose heat quicker than those which are in air because the liquid or solid may conduct heat away from the resistor cells 414 better than air. Therefore, a liquid level may be determined based on which of the resistor cells 414 are exposed to the air, and this may be determined based on a reading of their resistance following (at least the start of) a heat pulse provided by the associated heater cell 416.
  • each sensor cell 414 and heater cell 416 are stacked with one being directly on top of the other.
  • the heat generated by each heater cell 416 may be substantially spatially contained within the heater element layout perimeter, so that heat delivery is substantially confined to the sensor cell 414 stacked directly above the heater cell 416.
  • each sensor cell 414 may be arranged between an associated heater cell 416 and the fluid/air interface.
  • the second cell array 412 comprises a plurality of different cells that may have a different function such as different sensing function(s).
  • the first and second cell array 410, 412 may include different resistor types. Different cells arrays 410, 412 for different functions may be provided in the second logic circuit 406a.
  • Figure 4C shows an example of how a first logic circuit 402c and a second logic circuit 406b of a logic circuitry package 400c, which may have any of the attributes of the circuits/packages described above, may connect to an I2C bus and to each other.
  • each of the circuits 402c, 406b has four pads (or pins) 418a-d connecting to the Power, Ground, Clock and Data lines of an I2C bus.
  • four common connection pads are used to connect both logic circuits 402c, 406b to four corresponding connection pads of the print apparatus controller interface. It is noted that in some examples, instead of four connection pads, there may be less connection pads.
  • power may be harvested from the clock pad; an internal clock may be provided; or the package could be grounded through another ground circuit; so that, one or more of the pads may be omitted or made redundant.
  • the package could use only two or three interface pads and/or could include“dummy” pads.
  • Each of the circuits 402c, 406b has a contact pin 420, which are connected by a common signal line 422.
  • the contact pin 420 of the second circuit serves as an enablement contact thereof.
  • each of the first logic circuit 402c and the second logic circuit 406b comprises a memory 423a, 423b.
  • the memory 423a of the first logic circuit 402c stores information comprising cryptographic values (for example, a cryptographic key and/or a seed value from which a key may be derived) and identification data and/or status data of the associated replaceable print apparatus component.
  • the memory 423a may store data representing characteristics of the print material, for example any, any part, or any combination of its type, color, color map, recipe, batch number, age, et cetera.
  • the memory 423b of the second logic circuit 406b comprises a programmable address register to contain an initial address of the second logic circuit 406b when the second logic circuit 406b is first enabled and to subsequently contain a further (temporary) second address (in some examples in a volatile manner).
  • the further, e.g. temporary, second address may be programmed into the second address register after the second logic circuit 406b is enabled, and may be effectively erased or replaced at the end of an enablement period.
  • the memory 423b may further comprise programmable registers to store any, or any combination of a read/write history data, cell (e.g.
  • resistor or sensor count data
  • ADC and/or DAC Analogue to Digital converter data
  • clock count in a volatile or non-volatile manner.
  • the memory 423b of the second logic circuit 406b stores any or any combination of an address, for example the second I2C address; an identification in the form of a revision ID; and the index number of the last cell (which may be the number of cells less one, as indices may start from 0), for example for each of different cell arrays or for multiple different cell arrays if they have the same number of cells.
  • the memory 423b of the second logic circuit 406 may store any or any combination of timer control data, which may enable a timer of the second circuit, and/or enable frequency dithering therein in the case of some timers such as ring oscillators; a dither control data value (to indicate a dither direction and/or value); and a timer sample test trigger value (to trigger a test of the timer by sampling the timer relative to clock cycles measureable by the second logic circuit 406b).
  • timer control data may enable a timer of the second circuit, and/or enable frequency dithering therein in the case of some timers such as ring oscillators; a dither control data value (to indicate a dither direction and/or value); and a timer sample test trigger value (to trigger a test of the timer by sampling the timer relative to clock cycles measureable by the second logic circuit 406b).
  • memories 423a, 423b are shown as separate memories here, they could be combined as a shared memory resource, or divided in some other way.
  • the memories 423a, 423b may comprise a single or multiple memory devices, and may comprise any or any combination of volatile memory e.g. DRAM, SRAM, registers, etc. and non-volatile memory e.g. ROM, EEPROM, Flash, EPROM, memristor, etc.
  • Figure 4D shows an example of processing circuitry 424 which is for use with a print material container.
  • the processing circuitry 424 may be affixed or integral thereto.
  • the processing circuitry 424 may comprise any of the features of, or be the same as, any other logic circuitry package of this disclosure.
  • the processing circuitry 424 comprises a memory 426 and a first logic circuit 402d which enables a read operation from memory 426.
  • the processing circuitry 424 is accessible via an interface bus of a print apparatus in which the print material container is installed and is associated with a first address and at least one second address.
  • the bus may be an I2C bus.
  • the first address may be an I2C address of the first logic circuit 402d.
  • the first logic circuit 402d may have any of the attributes of the other examples circuits/packages described in this disclosure.
  • the first logic circuit 402d is adapted to participate in authentication of the print materials container by a print apparatus in which the container is installed.
  • this may comprise a cryptographic process such as any kind of cryptographically authenticated communication or message exchange, for example based on an encryption key stored in the memory 426, and which can be used in conjunction with information stored in the printer.
  • a printer may store a version of a key which is compatible with a number of different print material containers to provide the basis of a‘shared secret’.
  • authentication of a print material container may be carried out based on such a shared secret.
  • the first logic circuit 402d may participate in a message to derive a session key with the print apparatus and messages may be signed using a message authentication code based on such a session key. Examples of logic circuits configured to
  • the memory 426 may store data comprising: identification data and read/write history data.
  • the memory 426 further comprises cell count data (e.g. sensor count data) and clock count data.
  • Clock count data may indicate a clock speed of a first and/or second timer 404a, 404b (i.e. a timer associated with the first logic circuit or the second logic circuit).
  • at least a portion of the memory 426 is associated with functions of a second logic circuit, such as a second logic circuit 406a as described in relation to Figure 4B above.
  • at least a portion of the data stored on the memory 426 is to be communicated in response to commands received via the second address.
  • the memory 426 comprises a programmable address register or memory field to store a second address of the processing circuitry (in some examples in a volatile manner).
  • the first logic circuit 402d may enable read operation from the memory 426 and/or may perform processing tasks.
  • first logic circuits 402 described herein may be adapted to participate in authentication processes in a similar manner.
  • the memory 426 may, for example, comprise data representing characteristics of the print material, for example any or any combination of its type, color, batch number, age, et cetera.
  • the memory 426 may, for example, comprise data to be communicated in response to commands received via the first address.
  • the processing circuitry may comprise first logic circuit to enable read operations from the memory and perform processing tasks
  • the processing circuitry 424 is configured such that, following receipt of the first command indicative of a task and a first time period sent to the first logic circuit 402d via the first address, the processing circuitry 424 is accessible by at least one second address for a duration of the first time period.
  • the processing circuitry 424 may be configured such that in response to a first command indicative of a task and a first time period sent to the first logic circuit 402d addressed using the first address, the processing circuitry 424 is to disregard (e.g.‘ignore’ or‘not respond to’) I2C traffic sent to the first address for substantially the duration of the time period as measured by a timer of the processing circuitry 424 (for example a timer 404a, b as described above).
  • the processing circuitry may additionally perform a task, which may be the task specified in the first command.
  • the term‘disregard’ or ‘ignore’ as used herein with respect to data sent on the bus may comprise any or any combination of not receiving (in some examples, not reading the data into a memory), not acting upon (for example, not following a command or instruction) and/or not responding (i.e. not providing an
  • the processing circuitry 424 may have any of the attributes of the logic circuitry packages 400 described herein.
  • the processing circuitry 424 may further comprise a second logic circuit wherein the second logic circuit is accessible via the second address.
  • the second logic circuit may comprise at least one sensor which is readable by a print apparatus in which the print material container is installed via the second address.
  • such a sensor may comprise a print materials level sensor.
  • the processing circuitry 424 may have a first validation function, triggered by messages sent to a first address on an I2C bus and a second validation function, triggered by messages sent to a second address on the I2C bus.
  • Figure 4E shows another example of a first logic circuit 402e and second logic circuit 406c of a logic circuitry package 400d, which may have any of the attributes of the circuits/packages of the same names described herein, which may connect to an I2C bus via respective interfaces 428a, 428b and to each other.
  • respective interfaces 428a In one example the respective interfaces 428a,
  • the first logic circuit 402e comprises a microcontroller 430, a memory 432 and a timer 434.
  • the microcontroller 430 may be a secure microcontroller or customized integrated circuitry adapted to function as a microcontroller, secure or non-secure.
  • the second logic circuit 406c comprises a transmit/receive module 436 which receives a clock signal and a data signal from a bus to which the package 400d is connected, data registers 438, a multiplexer 440, a digital controller 442, an analogue bias and analogue to digital converter 444, at least one sensor or cell array 446 (which may in some examples comprise a level sensor with one or multiple arrays of resistor elements), and a power-on reset (POR) device 448.
  • the POR device 448 may be used to allow operation of the second logic circuit 406c without use of a contact pin 420.
  • the analogue bias and analogue to digital converter 444 receives readings from the sensor array(s) 446 and from external sensors. For example, a current may be provided to a sensing resistor and the resultant voltage may converted to a digital value. That digital value may be stored in a register and read out (i.e. transmitted as serial data bits, or as a‘bitstream’) over the I2C bus.
  • the analogue to digital converter 444 may utilise parameters, for example, gain and/or offset parameters, which may be stored in registers.
  • an ambient temperatures sensor 450 may sense, respectively, an ambient temperature, a structural integrity of a die on which the logic circuitry is provided and a fluid temperature.
  • a crack detector 452 may sense, respectively, an ambient temperature, a structural integrity of a die on which the logic circuitry is provided and a fluid temperature.
  • Figure 5 shows an example of a method which may be carried out by processing circuitry, for example by a logic circuitry package such as the logic circuitry packages 400a-d described above, or by the processing circuitry 424 described in relation to Figure 4D, and/or by processing circuitry provided on a replaceable print apparatus component, for example a consumable printing materials container.
  • processing circuitry for example by a logic circuitry package such as the logic circuitry packages 400a-d described above, or by the processing circuitry 424 described in relation to Figure 4D, and/or by processing circuitry provided on a replaceable print apparatus component, for example a consumable printing materials container.
  • Block 502 comprises receiving a first command indicative of a task and a first time period which is sent to a first address of processing circuitry.
  • Block 504 comprises enabling, by the processing circuitry, access to the processing circuitry by at least one second address of the processing circuitry for the duration of the time period.
  • Figure 6 shows one example of the method of block 504 in greater detail.
  • a first and second logic circuit are provided, each respectively associated with the first and at least one second address as described above with reference to Figure 4B.
  • Block 602 comprises activating the second logic circuit. As described above, this may comprise a first logic circuit sending or transmitting an activation signal to a second logic circuit to activate the second logic circuit, for example via a dedicated signal path. In this example, activating the second logic circuit allows access to the processing circuitry using the at least one second address, for example using an initial or default second address. In some examples, following activation, the second logic circuit may be caused to set a new or temporary second address, for example to replace an initial or default address of the second logic circuit. In some examples, the temporary address may be set for the duration of a communication session.
  • Block 604 comprises disabling access to the processing circuitry via the first address (i.e. using communications addressed to the first address) for the duration of the time period by causing the first logic circuit to perform a processing task (in some examples, the processing task specified in the command received in block 502) for the duration of the time period.
  • the first address may be effectively disabled by preventing transmission of responses to messages sent to the first address.
  • Block 606 comprises monitoring, by the processing circuitry, the duration of the time period using a timer of the processing circuitry. In some examples, monitoring the duration of the time period using the timer may itself comprise the processing task.
  • the method proceeds with block 608, which comprises deactivating the second logic circuit.
  • this may comprise removing an activation signal by the first logic circuit. Access to the processing circuitry via the second address may therefore be disabled after the duration of the time period.
  • the second logic circuit may be de energized or placed in a sleep mode by the removal of the signal.
  • this loss of power may cause the second address to be discarded (for example, the second address may be held in volatile memory, whereas the initial or default address may be hardwired or held in persistent memory).
  • the second address may again be set to the default or initial address before the beginning of a new session.
  • the initial or default address may be held in persistent memory and may be restored to a register of the second logic circuit when the second logic circuit is enabled. Therefore a‘new’ second address may be set each time a communications session is started (although in some cases the‘new’ second address may have previously been used in relation to the logic circuitry).
  • the second logic circuit may provide services, for example cell or sensor readings or the like.
  • the second logic circuit may for example provide an output such as activating a light or sound (for example, the second logic circuit may control a light source or speaker or some other apparatus), may receive data (for example, may comprise a memory which is to store a data file), and/or may provide some other type of output or service.
  • Figure 7 shows an example of a method which may be carried out for example by processing circuitry 424 or by a package 400a-d as described above.
  • the method comprises, in block 702, receiving a first command indicative of a processing task and a first time period sent to a first address of processing circuitry via a communications bus, for example an I2C bus.
  • a communications bus for example an I2C bus.
  • Block 704 comprises starting a timer of the processing circuitry.
  • a timer may be monitored rather than started. For example, an initial count of the timer may be recorded and an increase in the count may be monitored.
  • Block 706 comprises performing, by the processing circuitry, a processing task and block 708 comprises disregarding traffic sent to the first address.
  • disregarding the I2C traffic may be as a result of performing the task specified in the command, or another task.
  • the task may comprise monitoring a timer.
  • the task may comprise a computational task, such as working to solve a mathematical challenge.
  • Block 708 may continue until the time period expires, as monitored using the timer.
  • the method may comprise any of the features described above in relation to a tasks and/or to disregarding (e.g.‘ignoring’ or simply‘not responding to’) traffic.
  • the method may be carried out using processing circuitry which is associated with, or provided on, a printing material container and/or a replaceable print apparatus component.
  • the method may comprise, for the duration of the time period, responding, by the processing circuitry, to I2C traffic sent to a second address of the processing circuitry.
  • the first address is associated with the first logic circuit of the processing circuitry and the second address is associated with the second logic circuit of the processing circuitry.
  • the first logic circuit may perform the processing task and/or may send an activation signal to the second logic circuit, for example via a dedicated signal path, for the duration of the time period.
  • the second logic circuit may be deactivated by ceasing the activation signal.
  • Figure 8 schematically shows an arrangement in which a plurality of replaceable print apparatus components 802a-d are provided in a print apparatus 804.
  • Each of the replaceable print apparatus components 802a-d is associated with a logic circuitry package 806a-d, which may be a logic circuitry package 400a-d as described above.
  • the print apparatus 804 comprises host logic circuitry 808.
  • the host logic circuitry 808 and the logic circuitry packages 806 are in communication via a common I2C bus 810.
  • each of the logic circuitry packages 806 has a different first address. Therefore, each of the logic circuitry packages 806 (and by extension, each of the replaceable print apparatus components) may be addressed uniquely by the host print apparatus 804.
  • a first command may be sent to a particular one of the replaceable print apparatus component logic circuitry packages 806, i.e. being addressed using the unique first address for that logic circuitry package, instructing it to enable its (at least one) second address for a corresponding‘first command’ time period. Therefore, that replaceable print apparatus
  • the addressed logic circuitry package 806 may ignore (e.g. not acknowledge and/or not respond to) I2C traffic sent to the first address of that logic circuitry package 806 for the duration of the first command time period, for example in response to the same command or a separate command.
  • the other print apparatus components 802 may also be sent a second command resulting in them ignoring I2C traffic sent to their first addresses for the duration of a‘second command’ time period.
  • restrictions as to the form and content of messages sent over the I2C bus may be reduced.
  • first addresses may be effectively disabled whilst only one second address is in communication with the I2C bus 810.
  • more than one packages may be addressable by respective different addresses at the same time.
  • a first command may also result in an addressed component/package ignoring I2C traffic sent to their first addresses for the duration of the first command time period, and/or a second command may also result in an addressed component/package being accessible via at least one second address.
  • the logic circuitry package(s) 806 may perform a processing task, which may be a processing task as specified in a command, so as to‘keep busy’ and ignore I2C traffic sent to the first address for the duration of the specified time period. As noted above, this may comprise a computing task or a monitoring task, for example monitoring a timer.
  • the logic circuitry packages 806 may be configured to have a first response to a first command, which results in a second address of that package being enabled for the duration of the first command time period, and a second response to a second command, which results in the package ignoring I2C traffic sent to the first address (for example by performing a processing task such as monitoring a timer and/or carrying out a computational task which absorbs processing capacity) for the duration of the second command time period.
  • each of the logic circuitry packages 806 may be enabled to carry out either of the methods of Figure 5 and/or 7, depending on the nature of the command received.
  • a host device such as a print apparatus 804 in this example wishing to communicate with a particular logic circuitry package 806 via its second address - in this example logic circuitry package 806a- may issue commands so as to instruct the other logic circuitry packages 806b-d to act in a manner which results in them ignoring traffic on the bus 810.
  • This may comprise the logic circuitry 808 serially sending three commands addressed to a unique address of each of the other logic circuitry packages 806b-d, each command specifying a first mode of operation and a time period.
  • the first mode of operation may result in traffic on the bus being ignored.
  • the logic circuitry 808 may send a dedicated command to the target logic circuitry package 806a via its first address, the command specifying a second mode of operation and a time period.
  • the second mode of operation may comprise an instruction resulting in traffic on the bus 810 sent to a first address being ignored and enablement of a second address.
  • the first command time period and the second command time period for which traffic is ignored by different logic circuit packets 806 may be specified to overlap with one another, in some examples bearing in the mind the delay with which instructions will be received.
  • the host logic circuitry may then communicate with the selected logic circuitry package 806a via its second address for the duration of the time period.
  • any communication protocol including in some examples a non-I2C compliant protocol may be used for communicating with the selected logic circuitry package 806a via its second address.
  • packages may be accessible via a second address concurrently, or a mixture of first and second addresses of respective packages may be accessible.
  • Figure 9 shows an example of a replaceable print apparatus component 802 which includes an I2C compatible logic circuitry package 900, which may comprise any of the attributes of the packages 400a-d or of the circuitry 424 described in relation to Figures 4A-E, and which may in some examples be configured to carry out any of the methods described herein.
  • the package in this example comprises an I2C interface 902 including a data contact 904 to communicate via an I2C bus of a host printer.
  • the package in this example comprises a memory comprising data representing print liquid characteristics, and the data is retrievable and updatable via the data contact 904.
  • the package 900 is configured to, in response to a read request received from a host apparatus via a first I2C address (i.e. the read request is addressed using the first address), transmit data including said data representing print liquid characteristics over the bus and via the data contact 904.
  • Different replaceable print apparatus components 802 may be associated with memories which may store different print liquid characteristics.
  • the package 900 is further configured such that, in response to a command indicative of a task and a first time period received via the first address, the package transmits data for the duration of the time period over the same bus and data contact in response to (and in some examples, only in response to) received commands which are addressed to at least one second address, different than the first address, and after the end of the time period, again transmit data over the same bus and data contact in response to (and in some examples, only in response to) received commands which are addressed to the first address.
  • the at least one different address includes a default second address and a further or temporary second address wherein the package 900 is configured to, in response to a received command which is addressed to the default second address, reconfigure the address to be the temporary second address and/or to respond to (and in some examples, only in response to) subsequent commands sent to the temporary second address until the end of the time period. Such responses may be sent over the same bus and the single data contact 904.
  • the replaceable print apparatus component 802 may be provided as one of a plurality of print apparatus components, the memories of which store different print material characteristics.
  • the package of each of the plurality of replaceable print apparatus components may be configured to, in response to a command indicative of the task and the first time period received via respective first addresses, transmit data responses to received commands which are addressed to the same respective default addresses.
  • the package 900 is configured to transmit, in response to indicated received commands which are addressed to the first address outside the time period, data that is authenticated, for example, cryptographically authenticated, for example using a secret key and accompanied by a message authentication code. During the time period, however, data which is not authenticated may be transmitted in response to received commands which are addressed to the at least one different address.
  • Figure 10 describes a method of validating a print apparatus component using logic circuitry associated therewith.
  • the logic circuitry may be a logic circuitry package 404a-d, 900 and/or processing apparatus 424 as described above.
  • the validation process may include an integrity check to ensure that the replaceable print apparatus component and/or the logic circuitry associated therewith is functioning as expected. This may comprise requesting sensor information such that logic circuitry of a print apparatus component can check that this sensor data complies with expected parameters.
  • the method comprises, in block 1002, responding to a first validation request sent via an I2C bus to a first address associated with the logic circuitry with a first validation response.
  • Block 1004 comprises responding to a second validation request sent via the I2C bus to a second address associated with the logic circuitry with a second validation response.
  • the first validation response is a cryptographically authenticated response. For example, this may make use of a shared secret and/or use a cryptographic key.
  • the cryptographic response may comprise at least one‘signed’ message, for example a message accompanied by a message authentication code, or may comprise an encrypted response.
  • the second validation response comprises an unencrypted response(s), or unsigned response(s).
  • most or all responses to validation requests sent to the first address are cryptographically signed using a key stored on the logic circuit, while no responses to validation requests sent to the second address are cryptographically signed. This may allow processing resources used to provide responses to commands sent to the second address to be reduced.
  • the second validation request comprises a request for an indication of the clock speed of a timer of the logic circuitry (in some examples, a request for a clock speed of the second timer 404b, or more generally a timer associated with the second logic circuit).
  • the method comprises, in block 1102, determining a clock speed of the logic circuitry relative to a frequency of another system clock or cycle signal measurable by the logic circuitry.
  • Block 1104 comprises determining a second validation response based on the relative clock speed. This may, for example, allow a time period to be set by a host apparatus in the context of a timer provided with the logic circuitry.
  • the clock speed of a timer of the logic circuitry itself may be measured in order to determine the validation response. For example, the number of clock cycles of the timer within a predetermined number of other clock signals/measurable cycles may be determined, and, in some examples, an indication of the result may be provided as the validation response. In some examples, a clock speed may effectively be determined by comparing a known clock speed of a timer of the logic circuitry with the clock speed.
  • the validation response may comprise a selection of a value (e.g. a clock count) held in a memory indicating the clock speed of the logic circuitry relative to a system clock/measurable cycle. As has been noted above, in one example the response may be based on the clock speed of an internal timer of the second logic circuit, which may be a second timer in addition to a first timer of the first logic circuit.
  • the logic circuitry may comprise a number of registers.
  • a register may record the number of outputs of a timer of a logic circuitry package (in some examples, a timer associated with a second logic circuit) over a set number of cycles detectable by the logic circuitry. For example, over 8 detectable cycles, there may be, say, 120 cycles recorded using the internal timer of the logic circuitry package. This may be recorded in one or more registers.
  • the value“120” could be recorded on a register or memory, which may be read and verified by the print apparatus logic circuit, wherein verification may for example comprise comparing the value with an expected value.
  • this relative clock speed value may be represented by the clock count that is mentioned in examples of this disclosure.
  • the clock count can relate to an absolute clock speed.
  • the clock speed can be measured and compared with a stored clock count.
  • the stored clock count may include any value representing the relative clock speed or clock count including a reference value or a range.
  • a system clock may be set to take account of a speed of the timer.
  • a system clock may be driven by a ring oscillator of the second logic circuit as described above.
  • the second logic circuit may comprise multiple timers such as both a SAR clock (for the analogue to digital converter) and a system clock.
  • Figure 12 shows another example of a method of validation, which may be a method of validating a print apparatus component using logic circuitry associated therewith.
  • the logic circuitry may be a logic circuitry package 404a-d, 900 and/or processing apparatus 424 as described above.
  • the logic circuit package responds to a first validation request directed to its first address with cryptographically authenticated responses in block 1200.
  • a version identity i.e. revision ID
  • the logic circuit package responds to a first validation request directed to its first address with cryptographically authenticated responses in block 1200.
  • a version identity i.e. revision ID
  • the logic circuit package responds to a first validation request directed to its first address with cryptographically authenticated responses in block 1200.
  • a version identity i.e. revision ID
  • identification data associated with a second logic circuit such as the version identity, as described above may be stored in a first logic circuit.
  • the identification data may be stored in both the first and the second logic circuits.
  • the method comprises in block 1202, receiving an address setting signal, which is sent via the I2C bus to an initial second address associated with logic circuitry.
  • the address setting signal may be indicative of a temporary second address.
  • host logic circuitry e.g. logic circuitry of a print apparatus
  • the temporary second address may be selected in some other way, for example based on data held in a memory of the logic circuitry.
  • Block 1204 comprises setting the second address as the address of the logic circuitry. As noted above, in some examples, this may comprise replacing a default address with a temporary address which may be selected, in some examples, by a print apparatus.
  • the temporary second address may be retained for the duration of a communication period, and then the address may revert to the initial address (which may therefore provide a default address). In some examples, the initial address is reinstated on the next occasion that the second logic circuit is enabled.
  • the method continues in block 1206 by determining the second validation response by reading a memory of logic circuitry to provide an indication of version identity.
  • This may be an indication of the version of hardware, software and/or firmware used in the logic circuitry package, for example in a second logic circuit of the package. In some examples, this may be an indication of the version of at least one sensor which may be provided as part of the logic circuitry.
  • the version identity (i.e. revision ID) of the second validation may match the version identity of the first validation.
  • this may comprise providing one or more‘revision value’, which may be the content of one or more registers. It may be the case that at least one, and in some examples, each, die and/or subcomponent of the logic circuitry is associated with a revision value which indicates the type or version of hardware, and may allow a master I2C circuit to provide more appropriate communications .
  • ‘revision value’ may be the content of one or more registers. It may be the case that at least one, and in some examples, each, die and/or subcomponent of the logic circuitry is associated with a revision value which indicates the type or version of hardware, and may allow a master I2C circuit to provide more appropriate communications .
  • the method continues in block 1208 by determining a further second validation response by testing at least one component of the logic circuitry to return a test result.
  • the second validation response may comprise an actual test of any provided sensors or cells involved in communications through the second address. For example, this may comprise a test to indicate that a cell and/or a resistor is responding as expected.
  • the test may include verifying the absolute or relative clock speed, for example by comparing the measured clock speed with a stored clock speed, as described above.
  • an expected value for the clock speed may be determined based on the indication of version identity (e.g. the‘revision value’). For example, it may be determined that a particular version of hardware is expected to have a particular response value.
  • the method comprises determining a further second validation response by reading a memory of logic circuitry to provide an indication of the number of cells or sensors in at least one sensor class.
  • the returned number of this second validation should match a sensor count provided in the first validation. For example, this may provide an indication of the number of resistors in a fluid level sensor.
  • this value is not an expected value, which may be determined by matching values provided in the first and second validations, it may result in the logic circuitry failing a validation test.
  • the expected value may be determined based on the second validation response. For example, it may be determined that a particular version of hardware is expected to have a particular number of sensors.
  • a read and/or write status of at least part of the logic circuitry is recorded in a memory thereof on an ongoing basis, for example between actions associated with each block of Figure 12.
  • a plurality of indications of a read/write status is stored in a memory, each being determined using a different predetermined algorithmic function.
  • algorithmic functions which may be secret algorithmic functions, or based on secret data, wherein the solution is also derivable based on a secret known by the print apparatus in which the replaceable print apparatus component is to be arranged
  • the algorithmic function may include scrambling, e.g. signing the read/write history value, which may be executed by hardwiring or written instructions on the logic circuitry package.
  • the content of the read and/or write may be considered by the algorithm such that the same number of read/write operations may result in a different value being associated with the history if the content of the read/write operations differ.
  • the order of read/write operations may also impact the value stored.
  • the algorithm could be stored or hardwired in the logic circuitry package, for example in the second logic circuit.
  • the read/write history status value can be used for data communication error checking.
  • the logic circuitry package is configured to update the read/write history after read/write events.
  • the second logic circuit may be configured, for example hardwired, to re-write the read/write history data portion after each respective read or write action on the second logic circuit, wherein the read/write history data portion may be re-written after or at each read or write cycle.
  • the read/write history data portion may be updated after a read request from the print apparatus, a write request from the print apparatus, or both.
  • the updating may be based on an internal output buffer refresh, or it may be based on a received instruction of the print apparatus circuit.
  • the second logic circuit may be hardwired to update the read/write history data portion based on actions of the second logic circuit.
  • the logic circuitry package is configured to not update the read/write history when reconfiguring the second address to the temporary address.
  • the logic circuitry package is configured to update the read/write history during the measured time period, after configuring the second address to the temporary address.
  • the print apparatus rewrites the read/write history data field. [00174] In this example, therefore, the method further comprises storing a plurality of indications of the read/write history status of the logic circuitry and updating the stored indication with each read/write request of the logic circuitry.
  • the method comprises determining a further second validation response which comprises an indication of a read and/or write history of the logic circuitry.
  • the response may be selected based on an indication provided in the request, such that an expected value, associated with a particular algorithmic function is selected and returned.
  • the algorithmic function may be stored or hardwired in the logic circuitry package, for example the second logic circuit.
  • the algorithmic functioning may include signing the read/write history data. Providing a number of different algorithmic functions may assist in increasing security of the validation process.
  • the logic circuitry comprises at least one register (e.g. read-only) that creates a value representing a signature, i.e. that allows for decoding and checking by a print apparatus that stores the data to decode the signature.
  • a value indicative of the read/write history may be stored therein and may be updated when operations (reads/writes) occur within the logic circuitry, and therefore provides an indication of a read and/or write history of the logic circuitry. It may not be the case that all actions result in the register being updated and there may be at least one register access event that does not result in the value being updated.
  • the order of the read/writes may have an effect on the values.
  • the host apparatus may keep its own history of the reads and writes it requests of the logic circuitry, it can verify the value against its own record to determine if the read/writes are being performed and/or if the function to determine the value is operating as expected.
  • the second validation response may be provided without a digital signature or message authentication code or session key or session key identifier, nor may it qualify as cryptographically authenticated communication
  • the first validation response may be provided with a digital signature, message authentication code or session key and/or session key identifier and may qualify as cryptographically authenticated communication.
  • the different validations may be associated with different logic circuits that can be integrated in the package in a relatively cost-efficient way without compromising system integrity.
  • the methods of any of Figures 10 to 12 may be carried out in relation to replaceable print apparatus components in which sensors are likely to contact printing fluids. Such contact may mean that the sensors are liable to suffer damage and therefore verifying that the sensors are acting as intended may be particularly beneficial. However, the methods may also be carried out in relation to other types of replaceable print apparatus components.
  • a print apparatus may determine that a replaceable print apparatus component has failed a check, and, in some examples, may reject the replaceable print apparatus component. In some examples, at least one operation of the print apparatus may be prevented or altered as a result of a replaceable print apparatus component failing a check.
  • the validation responses may be provided in time slices, with each test being carried out in a serial manner.
  • Figure 13A shows an example of a possible practical arrangement of a second logic circuit embodied by a sensor assembly 1300 in association with a circuitry package 1302.
  • the sensor assembly 1300 may comprise a thin film stack and include at least one sensor array such as a fluid level sensor array.
  • the arrangement has a high length : width aspect ratio (e.g. as measured along a substrate surface), for example being around 0.2mm in width, for example less than 1 mm, 0.5 mm or 0.3 mm, and around 20mm in length, for example more than 10 mm, leading to length : width aspect ratios equal to or above approximately 20, 40, 60, 80 or 100:1. In an installed condition the length may be measured along the height.
  • the logic circuit in this example may have a thickness of less than 1 mm, less than 0.5 mm or less than 0.3 mm, as measured between the bottom of the (e.g. silicon) substrate and the opposite outer surface. These dimensions mean that the individual cells or sensors are small.
  • the sensor assembly 1300 may be provided on a relatively rigid carrier 1304, which in this example also carries Ground, Clock, Power and Data I2C bus contacts.
  • Figure 13B shows a perspective view of a print cartridge 1312.
  • the print cartridge 1312 has a housing 1314 that has a width W less than its height FI and that has a length L or depth that is greater than the height H.
  • a print liquid output 1316 (in this example, a print agent outlet provided on the underside of the cartridge 1312), an air input 1318 and a recess 1320 are provided in a front face of the cartridge 1312.
  • the recess 1320 extends across the top of the cartridge 1312 and I2C bus contacts (i.e. pads) 1322 of a logic circuitry package 1302 (for example, a logic circuitry
  • the package 400a-d, 900 as described above are provided at a side of the recess 1320 against the inner wall of the side wall of the housing 1314 adjacent the top and front the housing 1314.
  • the data contact is the lowest of the contacts 1322.
  • the logic circuitry package 1302 is provided against the inner side of the side wall.
  • the logic circuitry package 1302 comprises a sensor assembly as shown in Figure 13 A.
  • a replaceable print apparatus component includes a logic circuitry package of any of the examples described herein, wherein the component further comprises a volume of liquid.
  • the component may have a height H that is greater than a width W and a length L that is greater than the height, the width extending between two sides.
  • Interface pads of the package may be provided at the inner side of one of the sides facing a cut-out for a data interconnect to be inserted, the interface pads extending along a height direction near the top and front of the component, and the data pad being the bottom-most of the interface pads, the liquid and air interface of the component being provided at the front on the same vertical reference axis parallel to the height H direction wherein the vertical axis is parallel to and distanced from the axis that intersects the interface pads (I.e. the pads are partially inset from the edge by a distance d).
  • the rest of the logic circuitry package may also be provided against the inner side.
  • the print cartridge comprises a print material container comprising a validation circuitry package comprising a memory, a contact array for connecting with a I2C bus of a print apparatus, at least one timer, and circuitry to provide a first validation function, triggered by messages sent to a first address on an I2C bus; and a second validation function, triggered by messages sent to a second address on the I2C bus.
  • a validation circuitry package comprising a memory, a contact array for connecting with a I2C bus of a print apparatus, at least one timer, and circuitry to provide a first validation function, triggered by messages sent to a first address on an I2C bus; and a second validation function, triggered by messages sent to a second address on the I2C bus.
  • logic circuitry packages may consist of integrated circuits sometimes referred to as microcontrollers or secure microcontrollers. These integrated circuits are configured to store, communicate and update status and characteristics of corresponding print apparatus components, sometimes in a secure manner. Said status may include a level of print material, for example updated by the print apparatus after each print job and based on drop count and/or page count. Basing the status on drop count or page count implies an indirect way of measuring a remaining print material level because it may be based on, e.g., global print statistics rather than the contents of the individual print apparatus component.
  • This disclosure addresses first example logic circuitry packages adapted to enable connecting further sense devices to a print apparatus component, or including those sense devices.
  • This disclosure also addresses other examples of logic circuitry packages that are configured to be compatible with a print apparatus logic circuit that is designed to be compatible with (e.g. read, write and/or command) the first example logic circuitry packages.
  • different examples of this disclosure facilitate different sub-devices in a circuit package of a replaceable print component to communicate with a printer controller, for example in addition to, or instead of, the afore mentioned microcontroller-based integrated circuits alone, which are typically not configured to directly measure certain components’ status.
  • the logic circuit package allows for a relatively secure and reliable communication while controlling costs and/or manufacturing.
  • Certain examples of this disclosures facilitate adding capabilities to (partly) existing communication protocols in printers, such as the existing I2C busses that communicate with integrated circuits on the print apparatus components.
  • this disclosure explores inclusion of, for example, lab-on-chip type, cell arrays (e.g. as part of“second logic circuits”) in print apparatus component logic circuitry packages, which in one example may be implemented in conjunction with existing print apparatus interface buses, for example in an effort to control costs and reliability.
  • second logic circuits include thin, silicon-based, sensor arrays. In one example these sensors do not use established or standard digital data communication protocols such as I2C. Rather they may rely on custom analogue signal communications.
  • Figure 14 represents different specific examples of a logic circuitry package including such sensor arrays.
  • Fig. 14 illustrates a logic circuitry package 1401 for a replaceable print component to interface with a print apparatus logic circuit through a single interface package and having a second logic circuit 1405 with cell or sensor arrays.
  • the logic circuitry package 1401 may include a first logic circuit 1403 and a second logic circuit 1405, although the sub-features that will be described below could be provided in a single package without a clear distinction between first and second logic circuit 1403, 1405.
  • the illustrated logic circuitry package 1401 may include some, not all, of the illustrated sub-components.
  • the illustrated sub-components have been addressed in other examples of this disclosure.
  • the first logic circuit 1403 includes a first address (indicated by a block 1402), which may be a first I2C address, and which may be different than other packages of other components that are to be connected to the same host apparatus at the same time.
  • the second logic circuit 1405 may include a second address (indicated by block 1404) which, at least before or at enabling the second logic circuit 1405, may be the same as other packages of other components that are to be connected to the same host apparatus at the same time. At or after enablement of the second logic circuit 1405 the second address may be reconfigured, for example to be different than other connected packages 1401.
  • the first logic circuit 1403 includes a memory 1407 and a CPU (central processing unit) 1409.
  • the memory 1407 may include a signed and unsigned portion, for example depending on desired security of a particular data feature, as desired by an OEM and/or partly by available space of each signed or unsigned portion.
  • the memory 1407 may store at least one of characteristics, status and identity data 1415, 1419/1437 associated with the replaceable print component.
  • the characteristics may include colour, print material type, colour maps 1411, colour conversion recipes 1413, and other characteristics.
  • the identity 1415 could include a product number, brand and/or any code to be associated with the identity of the replaceable print apparatus component, for example for association with a warranty of an OEM should that be necessary or for other reasons.
  • the identity or identities 1419/1437, 1415 may intentionally be left blank, for example when a third party supplies other than the OEM the package 1401.
  • the status may include data for association with a relative or absolute print material level 1427, for example based on at least one of page count, drop count and/or based on a status of cells 1451, 1453, 1457, 1455 of the second logic circuit 1403, 1405.
  • the first logic circuit 1403 may further include a cryptographic key 1441 to cryptographically authenticate messages, which messages may include any of said status, characteristics and/or identity.
  • the logic circuitry package 1401 includes an interface 1423 to interconnect the package sub-components including the first and second logic circuit 1403, 1405 to the print apparatus interface bus, for example including three or four I2C compatible interconnect pads.
  • the logic circuitry package 1401 may include separate, dedicated authentication logic 1417.
  • the dedicated authentication logic may include its own dedicated processor separate from the CPU 1409, for example especially designed to perform a specific calculation cycle a high number of times within a short time window 1421.
  • the time window 1421 may be stored in the memory 1407.
  • the logic circuitry package 1401 may include a first timer 1429 to measure a timer period as indicated in a command, for example to execute a specific task such as enabling a second logic circuit.
  • the first logic circuit 1403 may include, or be connected to, a signal path and/or switch to enable the second logic circuit 1405 and/or to determine a time from which the logic circuitry package 1401 is to respond to commands directed to the second, reconfigurable, address (indicated by a block 1404).
  • the memory 1407 may store characteristics related to the second logic circuit 1405.
  • the memory 1407 may store a cell count 1431 for each of at least one class of cells 1451, 1453, 1457, 1455, to be associated with a number of cells of the respective class(es).
  • the memory 1407 may store a clock count 1433 which may be associated with a relative or absolute clock speed of a second timer 1435.
  • the memory 1407 may store a revision ID 1419 to be associated with a revision ID 1437 of the second logic circuit 1405.
  • Some of the previously mentioned data may be included as digitally signed data, such as, for example, at least one of the time window 1421, the revision ID 1419, the colour conversion recipe 1413, the colour maps 1411, the cell count 1433.
  • the cryptographic key 1441 is stored in separate, secure hardware memory which should be understood as being encompassed by the first memory 1407.
  • the memory 1407 may store at least one of instructions 1443 to cryptographically authenticate messages using the key 1441; instructions 1443 to provide an authenticated challenge response within the time window 1421; and instructions 1445 to
  • the logic circuitry package 1401 may be configured such that communications in response to the commands directed to the first address can be cryptographically authenticated using the cryptographic key 1441, for example being accompanied by a message authentication code and/or session key identifier, while responses to commands directed to the second address may not be cryptographically authenticated using the key 1441, for example not being accompanied by a message authentication code and/or session key identifier.
  • the second logic circuit 1405 includes a number of cells 1451, 1453 or cell arrays 1455, 1457 of different classes, the numbers of which may correspond to the cell counts 1431, 1463.
  • the illustrated example includes four different cell classes but there may be more or less classes of different cells.
  • the cells may have a similar resistance, size, material or other property.
  • An array of cells may include at least 50 or at least 100 cells.
  • the cells may be adapted to heat or to sense a certain property such as presence of print material adjacent the cell.
  • the cells may include resistors with or without sensing or heating properties, or dummy cells to receive signals only without influencing a read or write action.
  • at least one ADC and/or DAC 1467 may be used to convert signals between digital and analogue, for example to facilitate signal conversions via the interface 1423.
  • the second logic circuit 1405 may include a second timer 1435 which may determine an internal clock speed, which clock speed may correspond to the stored clock count 1433.
  • the second logic circuit 1405 may store a revision ID 1437, which may be associated with certain properties by the print apparatus.
  • the print apparatus may compare the first and second revision ID stored on the respective first and second logic circuit 1403, 1405, as explained in relation to the first and second validation responses.
  • the second logic circuit 1405 may be configured to communicate, the at least one cell count 1463 pertaining to each respective class of cells, which may correspond to the cell count 1431 of the first logic circuit 1403.
  • the cells per class may be probed by the print apparatus logic circuit or the logic circuitry package when installed in the print apparatus.
  • a cell count of the second logic circuit 1405 may be determined by measuring a last sensor or last sensor property. The read or tested cell count may be compared to the cell count stored in the first logic circuit 1403.
  • the logic circuitry package 1401 may include a field or data portion 1465 storing a read/write history associated with read and write actions associated with the second address 1404, for example the temporary second address 1404.
  • the logic circuitry package may be configured to update that field after each respective read/write session, using an algorithmic function that may be partly based on the contents of the read/write session and/or on other variables, which function may some form of bit scrambling.
  • the second logic circuit 1405 may include a second memory arrangement 1461 that stores at least one of these second logic circuit characteristics, such as the cell count 1463, R/W history 1465 and/or revision ID 1437.
  • communications from the second logic circuit 1405 are not cryptographically authenticated using the same cryptographic key as communications from the first logic circuit 1403 and/or are not cryptographically authenticated at all.
  • the signal output of the second logic circuit 1405 may be hardwired to scramble its output signals which in turn may be decoded by the print apparatus logic circuit.
  • this disclosure also encompasses other example logic circuitry packages that are compatible with a host print apparatus logic circuit that was originally adapted to communicate to the second logic circuits with sensors, which host print apparatus may in certain instances already be operational at many different customer locations around the globe prior to designing these other compatible packages.
  • These other compatible packages are adapted to not rely on the same second logic circuits with sensors to communicate with the original host print apparatus logic circuit.
  • certain physical hardware components such as sensor devices may, at least partly, be replaced by different virtual or hardwired components or data representative of the different properties or states depending on the received printer command, which may allow the print apparatus to accept these logic circuitry packages as including original sensor arrays.
  • these compatible packages may need to pass certain integrity checks such as the mentioned first and second validations.
  • these compatible packages can be relatively cheap or relatively easy to manufacture. In other examples, these compatible packages can be more reliable then the sensor- arrays logic circuitry package of this disclosure. In again other examples, these compatible packages provide for an alternative to sensor array-based second logic circuits. In again other examples, these compatible packages may facilitate testing or servicing the print apparatus or other components of the print apparatus.
  • the compatible package may be designed to output similar responses to print apparatus logic circuit commands so that the print apparatus logic circuit accepts the responses, as if an original second logic circuit is installed.
  • the compatible integrated circuits could be provided when the certain sensor-array based logic circuitry packages in the field fail to replace these failing integrated circuits; to save costs; because they are easier to manufacture; as an alternative; or for other reasons.
  • Fig. 15 discloses an example of such other, compatible logic circuit package. Earlier mentioned examples also encompass such alternative package, such as for example Fig. 4B.
  • Fig. 15 illustrates a compatible logic circuitry package 1501 configured to have similar responses to respective print apparatus commands as the logic circuitry package 1401 of Fig. 14.
  • the logic circuitry package 1501 includes an interface 1523 to connect to the print apparatus interface bus, for example including three or four I2C compatible interconnect pads.
  • the first logic circuitry package 1501 includes a memory 1507 and a CPU (central processing unit) 1509.
  • the package 1501 may store instructions 1545 to respond to corresponding commands directed to (i) a first address; and, at an enable command including a time period, (ii) an initial second address; and when receiving a reconfigured address, (iii) a reconfigured second address (as indicated by block 1502, 1504).
  • the memory 1507 may store at least one of characteristics 1515, 1519, 1537, including identity data and a status 1527 associated with the replaceable print component.
  • This example package 1501 may include certain FUTs, algorithms 1505 and/or hardwiring 1551, 1553, 1555, 1557 configured to generate responses that the print apparatus logic circuit associated with these cells.
  • the hardwiring of the logic circuitry package 1501 has similar properties as the cell arrays and cells of Fig. 14, to assist in generating compatible output signals or receiving input signals.
  • the hardwiring is to receive input signals and/or to mimic cells such as resistors and registers.
  • the hardwiring may include a second timer or clock corresponding to a clock count 1533.
  • the second logic circuit of Fig. 14 may be replaced by a full virtual emulation, for example using said FUT and/or algorithm 1505, without additional hardwiring.
  • the output FUT 1505 may be configured to associate certain received commands and signals with certain acceptable outputs, for example at least partly based on an updated status 1527.
  • algorithms may be provided to generate compatible outputs.
  • the output FUTs, algorithms 1505, and the hardwiring 1551, 1553, 1555, 1557 may be configured to represent a sensor array 1451, 1453, 1455, 1457 or a complete second logic circuit 1405 (Fig. 14), which in this example of Fig. 15, is at least partly virtual and does not need to represent an actual status of the print component in the way the print apparatus would interpret this. Rather the FUT, algorithm 1505 and/or hardwiring 1551, 1553, 1555, 1557 may facilitate a working, compatible logic circuitry package 1501 to be able to print with the print apparatus.
  • the compatible package 1501 stores the revision ID 1519, 1537, for example in one field or in two fields, or is at least configured to provide it to the print apparatus based upon a
  • the revision ID 1519, 1537 is another ID that the print apparatus logic circuit may associate with the second logic circuit, which as explained in this example may not be present physically but may to some extent be represented virtually.
  • the package 1501 may store a cell count 1531, 1563, a clock count 1533 which may or may not be associated with a relative or absolute clock speed of the timer 1529, 1535.
  • the logic circuitry package 1501 may be configured to store and/or output read/write history 1565 associated with commands to the reconfigured second address 1504.
  • the revision ID, cell count, clock count and read/write history may be readably provided in response to read requests via the second address, for example the reconfigured second address, and in a further example may not be cryptographically authenticated using the cryptographic key 1541.
  • this logic circuitry package 1501 may be similar to, or the same as, the first logic circuit 1403 of Fig. 14.
  • the characteristics may include colour, print material type, colour maps 1511, colour conversion recipes 1513, and other characteristics.
  • the identity or identities 1515 could include a product number, brand and/or any code to be associated with the identity of the replaceable print apparatus component.
  • the status 1527 may include data that the print apparatus associates with a print material level.
  • the logic circuitry package 1501 may include a cryptographic key 1541 to cryptographically authenticate messages, which messages may include any of said status, characteristics and/or identity.
  • the logic circuitry package 1501 may include separate, dedicated authentication logic 1517 and store a corresponding time window 1521.
  • the logic circuitry package 1501 may include a first timer 1529, 1535 to measure a timer period as indicated in a respective command. In one example a single timer device 1529, 1535 could be used to represent the first and second timer.
  • the package 1501 may store at least one of instructions 1543 to
  • the logic circuitry package 1401 may be configured such that communications in response to the commands directed to the first address are cryptographically authenticated using the cryptographic key 1541, for example being accompanied by a message authentication code and/or session key identifier, while responses to commands directed to the second address may not be cryptographically authenticated using the key 1541, for example not being accompanied by a message authentication code and/or session key identifier.
  • Some of the previously mentioned data portions may be stored as digitally signed data, such as, for example, at least one of the time window 1521, the revision ID 1519, 1537, the colour conversion recipe 1513, the colour maps 1511, the cell count 1533 and other data, to allow a printer to correspondingly decode/unsign the data.
  • interface connection pads of the interface 1423, 1523 of the logic circuitry package 1401, 1501 may correspond to the interface contacts illustrated in Figs. 13A and 13B.
  • the example of Fig. 15 may be provided entirely or largely on the outside of the print apparatus component of Fig. 13B while the example of Fig. 14 may be provided partly or largely inside of the print apparatus component of Fig. 13B (e.g. against an inner wall of the print material reservoir), except for the interface connection pads.
  • Fig. 16 illustrates a diagram of an example of a logic circuitry package 1601 for a replaceable print component in accordance with this disclosure.
  • the logic circuitry package 1601 may be an intermediate product, configured to be part of a replaceable print component such as a 2D or 3D print cartridge including a reservoir for print material.
  • the print material may be a print liquid (e.g., ink) or print powder (e.g., toner, 3D build powder) or any other agent to print in two- or three- dimensional print processes.
  • the logic circuitry package 1601 includes at least one logic circuit 1603, for example a plurality of interconnected logic circuits, physically integrated in on a single support structure or physically separated using different support structures.
  • the package may include a moulded compound and/or the print material container as a support structure, whereby sub-circuits or (sensor) cells of the package may be physically electrically connected or wirelessly connected. Where there are different logic circuits, these may be interconnected, at least through the interface 1623 and/or through other wiring or wireless interfaces.
  • the logic circuitry package 1601 includes a first logic circuit that is a microcontroller or has the properties of a microcontroller.
  • the package 1601 includes a logic circuit 1603 that responds to commands directed to a different address than a default I2C communication address of the first logic circuit.
  • the logic circuit 1603 can be the second logic circuit described above and/or a sensor circuit.
  • the first and second logic circuit addressed previously may be connected to the same interface 1623, and may be, but need not be, packaged together in this package 1601.
  • the logic circuitry package 1601 has only a single integrated logic circuit with integrated functions, for example in a single compact package.
  • the logic circuitry package 1601 may include a communication interface 1623 to communicate with a print apparatus logic circuit through an interface bus, such as an I2C serial communication bus, for example connecting power, data, clock and/or ground, as explained earlier (certain examples may use less contacts and harvest power from the clock or data signal).
  • an interface bus such as an I2C serial communication bus, for example connecting power, data, clock and/or ground, as explained earlier (certain examples may use less contacts and harvest power from the clock or data signal).
  • the interface 1623 may facilitate digital communications that are not in accordance with an I2C communication protocol.
  • the interface 1623 may facilitate analogue communications .
  • the logic circuit 1603 may include an address field 1604.
  • the address field 1604 facilitates that the logic circuit 1603 transmits command portions received from the print apparatus logic circuit and directed to the address of the address field 1604 to the different functions of the logic circuit 1603.
  • the address field 1604 may have a default second address (e.g., after reset) and may be adapted to facilitate reconfiguration of its set address to any (e.g., random) new second address.
  • the logic circuit 1603 may further include a time function 1629 such as a timer or delay circuit that may be monitored or may be set to expire at the end of a specified time period, so that after the time period the logic circuitry package 1601 again processes communications over the first address different than the address of the address field 1604.
  • a time function 1629 such as a timer or delay circuit that may be monitored or may be set to expire at the end of a specified time period, so that after the time period the logic circuitry package 1601 again processes communications over the first address different than the address of the address field 1604.
  • the timer may comprise an integral timer, internal to the logic circuitry, for example comprising a Resistance -Capacitor (RC) circuit configured to act as a timer, logic gates configured with a counter, a crystal or a ring oscillator, a phase lock loop (also known as a phase-locked loop) or the like, or any timer which may logically form part of a logic circuitry package 1601.
  • the timer may provide an internal clock signal which is provided even in the absence of a clock signal on the serial data bus. The timer may count and thus allow for determination of the duration of the timer period specified in the first command.
  • a delay circuit may be provided for the time function which may be at least partly the same as the timer, only that it can be set to expire in accordance with the specified time period, and hence, it does not require monitoring by a controller function of the logic circuitry package 1601.
  • the delay circuit may include a plurality of selectable delay circuits, each expiring after a different duration.
  • the delay circuit may include a plurality of delay line switches, each set to expire after a characteristic duration.
  • An example of a delay line switch includes a transistor with a leaking floating gate, or an R-C circuit and a comparator, for example similar to aspects of the timer.
  • the delay function is configured to, upon receipt of the first command, select the delay line switch that corresponds with the specified time period and enable it.
  • the package 1601 includes a read buffer 1622 to be read by the print apparatus logic circuit, for example, through the serial bus interface 1623.
  • the logic circuit 1603 is to load a value to the buffer 1622 in response to a read request, which value has been generated based on certain previously set or communicated parameters.
  • the logic circuit 1603 may be configured to output analogue signals.
  • the package 1601 further includes decoding logic 1605 to identify calibration, class and/or sub-class parameters in an input command stream, which parameters condition the output of the logic circuit 1603.
  • the package 1601 includes calibration logic including one or more calibration functions 1609 to calibrate the output based on the calibration parameters received from the print apparatus logic circuit.
  • the calibration logic may be common calibration logic to calibrate inputs and/or outputs (calibrating an input may affect the output and may in this disclosure be comprised in calibrating the output) for a plurality of classes.
  • each parameter may specify a function (e.g., to indicate which function to address like a certain calibration function, class selection function, or sub-class selection function) and a value (e.g., to set the ID or magnitude of the selected function, for example, to identify which sensor or cell to select).
  • the decoding logic 1605 may be configured to identify these parameters and select or set a corresponding logic function (e.g., set a calibration function based on the calibration value; select a sensor based on the class ID; select a sensor cell based on the sub class ID).
  • the logic circuit 1603 may be configured to respond to each read request with an output (e.g., count value) based on the parameters that were last communicated by the print apparatus logic circuit, or, were for certain logic functions no parameters were communicated, based on certain default-parameters-after-reset.
  • logic functions may include a variety of different calibration functions, class selection functions (e.g. sensor select functions) and sub-class select functions (e.g. sensor cell select functions), whereby respective logic functions may be set or selected in accordance with the received parameters.
  • a plurality of logic function may be selected/set based on a single command stream such as selecting a sensor based on a class parameter, selecting a cell of that sensor based on a sub-class parameter, and, applying certain calibration settings based on certain calibration parameters.
  • the logic circuit 1603 may include at least two cell classes, for example a first and second cell class, each associated with a cell array of nominally the same cells in the same array, yet nominally different between the arrays/classes.
  • the logic circuit 1603 may include further cell classes, for example a third and fourth class, each of which is defined by not more than one cell that provides a respective single cell output.
  • at least two, three, four, five, six or more different cell classes may be provided, wherein each cell of each class is nominally different than each cell of other classes.
  • Fig. 16 shows only a limited amount of cell classes 1655, 1657 and cells 1614, 1616. In other examples there could be greater numbers of cell arrays and cells.
  • Cell arrays 1655, 1657 including sensor cells may also be referred to as sensors, wherein cells of different classes have different sense functions.
  • the example logic circuitry package 1601 includes different cell arrays 1655, 1657 of different classes.
  • Each cell class may be associated with a particular type of cell 1614, 1616.
  • each cell may be an electrical component and each cell class may refer to an array of electrical components having the same electrical properties.
  • the same properties may refer to the same nominal electrical properties, for example defined by material, physical design, etc. There may be marginal differences between cells of the same array having the same nominal properties due to tolerances or imperfections in fabrication and materials.
  • the cells may have at least approximately the same electrical properties within certain manufacturing tolerances, for example including sensitivity, resistance, impedance, capacitance, conductivity, etc.
  • Each cell may each provide a respective output value or signal in response to being selected and when under charge, whereby the output or signal may be representative of a state of the cell, for example an electrical property state.
  • Print apparatus commands may be received by a logic circuit 1603, and class and sub-class parameters may be identified, to facilitate selecting a respective sensor type and sensor cell, respectively, of the logic circuit 1603.
  • the logic circuitry packages 1601 may be provided with at least three or four different cell classes. One or two of those classes may include at least 10, 20, 40, 60, 80, 100, or 126 sub classes, for example, cells of the same nominal characteristics yet associated with different IDs such as different cell numbers. Cells of sensor cell arrays may be selected by associated class and sub-class parameters using the decoding logic 1605, to facilitate reading each selected sensor cell by the print apparatus logic circuit. Furthermore, the logic circuitry package 1601 may include at least one individual single-cell sensor in which case class parameters may be sufficient to select the cell and sub-class parameters are redundant.
  • the logic circuit 1603 may be configured so that cells 1614, 1616 of different cell arrays 1655, 1657 are selected by the same parameter values, for example, after being selected by different class parameters.
  • cells of different classes use the same series of IDs, wherein the IDs can be embodied by binary numbers. This may facilitate sharing of circuitry such as certain decoding logic functions.
  • all or some of the cells of different arrays 1655, 1657 may be associated with the same cell numbers.
  • the first and further cells of the first cell array are denominated 1 , 2, 3... n and the first and further cells of the second cell array are also denominated 1 , 2, 3 ... n.
  • These numbers may be encoded in binary fashion.
  • a cell of a first class and a cell of a second class which are nominally different, may be selected using the same sub-class parameters, but preceded by different cell class selections parameters in the command stream.
  • classes and other parameters are associated with respective portions of a look-up table (LUT), in addition to, or instead of, the physical cells.
  • LUT look-up table
  • other alternative examples algorithms may be used to output certain values based on identified class and other parameters, whereby the classes and/or sub-classes may be difficult to detect.
  • the example of Fig. 16 illustrates different physical cell classes 1655, 1657 and different physical cell sub-classes 1614, 1616 whereas alternative, virtual logic functions are discussed elsewhere in this disclosure, such as with reference to Fig. 25 and 26.
  • the physical cells may comprise electrical components including resistors, strain gauges, diodes, different types of sensors, but also“dummy” -cells, test cells or reference cells, for a variety of purposes.
  • the cells are sensor cells.
  • Calibration functions 1609 may include calibration logic such as one or a combination of offset circuits, gain amplifiers, different AD and DA converter circuits, heater arrays, or virtual (programmed) calibration functions.
  • a virtual calibration function may use offset or amplifier functions similar to hardwired calibration logic circuits. Different calibration functions may be combined in a single calibration logic circuit.
  • the logic circuit package 1601 may include a memory 1607 to store certain instructions
  • That memory 1607 may be part of the logic circuit 1603 or may be separate from the logic circuit 1603.
  • a second memory 1661 is part of the logic circuit and stores a cell count 1663 indicative of a number of cells associated with at least one class or with a plurality of classes with the same number of cells.
  • the cell count 1663 is a last cell number (which may be the total number of cells minus one as the first cell may be represented by a 0).
  • the cell count corresponds to a maximum number of cells of one, two, three or more predetermined classes.
  • a logic circuit may have a certain number of temperature sensor cells 1616 and the same number of strain sensing cells 1614.
  • a first memory 1607, associated with a first address, and the second memory 1661, associated with a second address each store the cell counts 1607-2, 1663, respectively in a differently encoded fashion.
  • a value associated with a version/revision ID 1637 of the logic circuit 1603 is stored on the second memory 1661.
  • the second memory 1661 is embodied by a series memory fields such as registers, addressable by memory addresses.
  • the cell count and/or version/revision ID can be stored as part of digitally signed data.
  • the count and ID associated with the first (1607-2, 1607-3) versus second address (1663, 1637) may match, that is, contain the same yet differently encoded value, in a way that is to be validated by the print apparatus.
  • the data associated with the first versus the second (default or new) communications address, for examples stored in the first versus second memory, may be encoded differently, for example, signed and/or encrypted where it is associated with the first address versus not signed and/or not encrypted, respectively, where it is associated with the second address. While the example of Fig.
  • the logic circuit 1603 includes a single memory with the same data, and wherein the logic circuit 1603 may be configured to encode the data depending on whether the print apparatus command is directed to the first versus the second address.
  • the decoding logic 1605 is configured to identify, from a command stream received from the print apparatus, class parameters to select respective cell classes 1655, 1657 based on the parameters.
  • the logic circuit 1603 is configured to respond with output values or signals representing the selected cell class.
  • the cell class may be associated with a cell array 1655, 1657 or a single cell (e.g., see the examples of Figs. 4E, 14, 22).
  • the decoding logic 1605 is further configured to identify, from the command stream, cell sub-class parameters, to select a cell 1614,
  • the decoding logic 1605 may be configured to load the parameters specified in commands and select the corresponding sensors and cells, or set the corresponding calibration functions.
  • the decoding logic 1605 includes a memory field arrangement to store parameters for respective logic functions, the logic functions including the calibration function 1609 as well as the sensor classes 1655, 1657, and sensor cells 1614, 1616.
  • Each memory field may be adapted to store a parameter for a connected logic function, for example to store a cell class number, a cell number, a calibration parameter, etc.
  • the memory field arrangement may include shift registers.
  • the decoding logic 1605 may further include multiplex logic to set the logic functions in accordance with the parameters stored in the memory fields, for example connecting these memory fields with the logic functions.
  • the multiplex logic may include series of flip-flops, latches and/or switches.
  • the decoding logic 1605 upon receiving commands specifying the second (default or new) communication address, the decoding logic 1605 loads the respective parameters and shifts the bit values to set or select the respective logic function.
  • communicated parameters identify each function by a register address.
  • the decoding logic 1605 may include 8-bit input registers whereby each register is associated with a particular function, such as said sensor selection, cell selection and (a particular type of) calibration, for example through said multiplex logic.
  • a particular function such as said sensor selection, cell selection and (a particular type of) calibration
  • Alternative examples that are discussed elsewhere in this disclosure may use virtual decoding logic functions, embodied by instructions to be executed by a processor, to identify the parameters in the command stream and set or select respective (virtual) logic functions to provide outputs that the print apparatus logic circuit may validate.
  • the logic circuit 1603 is configured to, when the sensor cells are charged, and a respective cell is selected, output a value representing a reading of the selected cell, whereby the output is calibrated in accordance with the (received or default) calibration parameters.
  • a cell reading inside the logic circuit 1603 may comprises a voltage or other analogue reading, while an output after conversion may be a digital value such as an output count value.
  • the logic circuit 1603 is configured to, in response to a read request, output a respective value or signal associated with the (last) selected cell, applying the last received calibration parameters.
  • the output be it digital or analogue, may represent a state of a selected cell, such as temperature, stress, resistance, voltage state, etc.
  • The“parameters” in the commands condition the output by the logic circuit 1603.
  • the parameters may select a particular cell of a particular sensor in an array, or a particular calibration setting.
  • Another parameter that conditions the output is the time period during which the package 1601 responds to commands directed to a second and/or new address different from the first address, although it may condition the output duration and input address rather than individual output count values.
  • Identifying” a parameter in a command stream includes distinguishing the respective parameters from other bits in a bitstream (like other not-related commands, start bits, end bits, acknowledge bits, communication address bits, etc.), to be able to process and/or act upon these parameters to appropriately condition responses.
  • This decoding ability i.e. decoding function
  • the decoding logic 1605 may use the associated class or sub-class for generating the output, either through physical electrical measurements and/or through a LUT or calculation, or in a hybrid fashion that combines physical cell readings with virtual data to generate a digital output.
  • At least one calibration function 1609 of the logic circuit 1603 is to condition the output based on the input calibration parameters.
  • conditioning an input e.g. DA conversion, offsetting and/or amplifying an input to cells before conversion by the cells
  • Calibration parameters may be adjusted by the print apparatus logic circuit based on returned output values. After reading an output of the logic circuit 1603, based on certain previous calibration parameters, the print apparatus logic circuit may send new calibration parameters in response to which the logic circuit 1603 may output new outputs.
  • Certain operational calibration parameters may be used to set a cell output to a suitable value within an operational or readable output range to facilitate determining a suitable range of different states of a respective cell. Furthermore, certain operational calibration parameters may be determined for returning states of multiple cells within the suitable range. Operational calibration parameters for one class may be different than operational calibration parameters for another class. Different nominal electrical properties between different classes may result in different outputs between these classes, even where the applied charge and calibration parameters are the same. That said, it may be that specific operational calibration parameters can be made to work for one and the other class. Such specific calibration parameters could include a relatively low amplifier parameter. However, for low amplifier parameters a variation between outputs of different cells may be relatively small, for example too small to be able to correctly determine different cell states.
  • certain more optimal operational calibration parameters tend to be different for different classes, and there may be different sets or ranges of operational calibration parameters between classes.
  • calibration parameters related to a heater function may be used to influence output of a temperature sensor cell array while such heater function may not suitably influence output of a strain sensing cell array.
  • the calibration functions 1609 may be integral to the logic circuit 1603.
  • Calibration functions 1609 may include offset functions, amplifier functions, and conversion functions. These functions could be hardwired and defined by offset circuits, gain amplifiers and AD (Analogue to Digital) or DA (Digital to Analogue) conversion circuits, respectively, separately or in combination.
  • an offset and DA conversion may be combined in a single logic (e.g., VDAC) function, for example, where the offset function is provided by the DA converter, that, besides converting, is also configured to offset (i.e. set) an input power or voltage or a reference voltage, with respect to a power and ground of the I2C interface 1623.
  • Further calibration functions 1609 may include heat cell (i.e., heater) selections, heat power settings, heat timing, for example, for association with a temperature sensor array 1657 to sense print material level.
  • Alternative example calibration functions are embodied by programmed instructions, for example configured to offset or amplify certain input values on the basis of received calibration parameter values for example using a LUT or calculation.
  • each memory field of the decoding logic 1605 is associated with a predetermined calibration function 1609.
  • the decoding logic 1605 identifies received calibration parameters to store parameter values in associated memory fields, for usage as input parameter for the selected calibration function 1609.
  • the calibration function 1609 may be pre-set to default values.
  • the calibration function 1609 may be configured to switch to default values at or after each second/new address-enablement (for example, as previously explained with reference to blocks 504, 602, 1202/1204, 2000 of Figures 5, 6, 12, 20, respectively), between time periods.
  • Default or previously written calibration values apply to each of the calibration functions until a command is provided with new calibration values which replace (e.g., overwrite) the previous calibration values.
  • the same calibration functions 1609 may commonly apply to a plurality of classes 1655, 1657.
  • the amplifier and/or offset functions are configured to calibrate outputs of cells of both first and second cell arrays, or of all cell classes. Fience, where certain calibration parameters are applied to cells of a first array, they can be repeated for a second array if no new calibration parameters have been set, at least during the same time period where the second/new address is enabled.
  • a print apparatus logic circuit may choose to apply different calibration parameter values to different classes, for example to use more optimal operational calibration parameters for a respective class.
  • a heating element array or heater cell array may be provided, which in one example is considered one of the calibration functions 1609, for example part of the calibration logic.
  • Such heater cell array may extend along a corresponding temperature sensor cell array (for example, see also Fig. 4B and international patent application publication WO2017/074342).
  • certain input heat parameters such as heater cell selection, heat time and heat power may be considered calibration parameters.
  • Changing the heat parameters may in fact influence the state of the temperature sensor cells, different than certain other calibration parameters (offset, amplify) that only calibrate the output value without the directly influencing a cell state.
  • each command may be defined by a series of data frames including a parameter, wherein the command is configured for processing by the logic circuit 1603 of various examples of this disclosure.
  • the command of Fig. 16A illustrates three data frames.
  • One data frame has encoded therein the I2C communication address
  • another data frame has encoded therein parameter function (here embodied by a sub-address such as a memory or register address)
  • another data frame has encoded therein the parameter value, whereby the function and value define the parameter.
  • Acknowledge bits may be provided between data frames, for example for the logic circuit to identify the different data frames.
  • Each parameter may specify one or more functions and one or more corresponding values.
  • the parameter function is defined by a sub-address (called“sub-address” to distinguish from the second and/or reconfigurable address of the logic circuit) such as a memory field address, for example a register address, for example to select an 8-bit memory field or register for writing the parameter value.
  • the parameter function determines which logic function (class, sub-class, calibration) to address.
  • the data frame of the function may consist of 8 bits.
  • the data frame of the parameter value may consist of 8 bits, to write to the memory field.
  • the sub-address of the parameter is called function in this disclosure because the sub-address determines the memory field and, in turn, the memory field selects a respective logic function (e.g., calibration function, sensor class selection function, sensor cell sub-class selection function) to be set to its stored parameter value.
  • a class parameter can include a class selection register address and a value to select the class that is identified by that value.
  • a sub-class selection parameter can include a sub-class selection register address and a sub-class number, for example to select the cell associated with the number.
  • a first command to the logic circuit specifies a new I2C communications address, a first calibration parameter function, and a calibration parameter value;
  • a second command specifies a new I2C communications address, a second calibration parameter function, and a calibration parameter value;
  • a third command specifies the new I2C communications address, a class parameter function, and a class parameter value;
  • a fourth command specifies the new I2C communications address, a sub-class parameter function, and a sub-class parameter value.
  • the sequence of these commands may vary. In one example, any sequence may be applied because the corresponding logic functions will only be activated in response to a certain calibration parameter (e.g., offset and/or DA conversion) and/or a read request.
  • a certain calibration parameter e.g., offset and/or DA conversion
  • the parameter value data frame may include a set of used (or: to-be-used) bits and a set of not-used (or: not-to-be-used) bits, whereby the set of used bits define the parameter value.
  • the set of used bits may include the least significant bit.
  • the not-used bits in the same data frame are not used by the respective logic function and may include the most significant bit. For example a class can be selected based on bit-combinations of only three first bits including the least significant bit, ignoring five remainder bits in the data frame including the most significant bit. A sub class can be selected based on bit-combinations of only seven bits including the least significant bit, ignoring the most significant bit in the data frame.
  • a memory field of a single address may drive several logic functions.
  • different bits of the parameter value data frame may drive different logic functions.
  • the parameter function and parameter value of a single command transaction may actually encompass several parameter functions and several parameter values, respectively.
  • Fig. 16A Certain bits typically included in the command, such as start bits, stop bits, acknowledge bits and/or other bits, are omitted from Fig. 16A.
  • the command structure may follow an I2C communication protocol.
  • a single complete transaction or command may include an I2C address (e.g. the second default or new address) and the parameter.
  • the logic circuit 1603 may be adapted to identify each of these fields (I2C address, register address, value) and respond (or not) accordingly.
  • a stream of different commands wherein each command includes a separate parameter, may be illustrated by a repetitive sequence of the command illustrated in Fig. 16 A.
  • Each command, also called transaction may include a start bit, an I2C address, a register address, a value, and a stop bit.
  • other (not named) bits may be included such as acknowledge bits and certain not-used bits.
  • Fig. 17 illustrates a process for a logic circuitry package 1601 to generate outputs after identifying parameters in a command stream.
  • the parameters may include a time period, a communications address, calibration parameters, class selections and sub-class selections.
  • the logic circuitry package 1601 is configured to identify a time period of a command sent over a first communications address, and correspondingly, enable a second address and run the time function, per block 1700.
  • the logic circuitry package 1601 is configured to identify and configure a new (e.g., temporary) address, per block 1710, for example from a command sent over the second address.
  • the logic circuit 1603 may respond to commands to the second and/or new address for the rest of the duration of the time period.
  • the logic circuit 1603 is adapted to determine the end of the time period by running the time function 1629.
  • a default second address may be enabled without configuring a new address, for example where there is only a single replaceable component (e.g. a black colour print material for a monochrome print system).
  • the logic circuitry package 1601 may be configured to identify calibration parameters (block 1720), class parameters (block 1730), and sub-class parameters (block 1740) from a command stream, and to generate a value or signal based on these parameters.
  • the logic circuitry package 1601 may be configured to set or select the respective logic functions based on the parameters.
  • An example logic circuit comprising a physical sensor assembly including different sensor cell arrays, is configured so that a command including the sub-class parameter automatically generates an output applying all previously selected parameters.
  • the output may be a digital or analogue signal that is not yet uploaded as a digital value to the output buffer 1622 until a read request is received per block 1750.
  • the logic circuitry package 1601 may be configured to identify a read request (block 1750) in the command stream, and output the value corresponding to the previously identified parameters (block 1760).
  • the output value may be loaded to the read buffer 1622, for example as an 8 -bit count value representing a natural number between 0 - 255.
  • the class parameter value is stored, and hence the class is considered to be selected by the logic circuit.
  • a command stream may cycle through a series of alternations of individual sub-class parameter communications and read requests, whereby the logic circuit 1603 is configured to, after each parameter and read request, applying the same previously and last sent calibration and class parameters.
  • the logic circuit will, in response to each read request (block 1750), output values (block 1760) based on the class, sub-class and calibration parameters. Different sub-class parameters may be repeated between read requests while calibration and class settings may remain unaltered, to cycle through cells of a single cell array 1655 or 1657.
  • outputs may be generated (block 1740) without receiving a read request, i.e., without loading the value in the buffer 1622, for example for measurement purposes or to “clear” cells and/or registers or for other reasons.
  • the result is always loaded into the buffer 1622, not triggered by a separate read request.
  • the output value may digitally represent an analogue state of a respective selected sensor cell.
  • analogue outputs may be generated.
  • intermediate products may generate analogue outputs.
  • the count value may be generated digitally using look-up tables or algorithms, based on the parameters.
  • the logic circuit is configured to condition its output based on received parameters.
  • Fig. 17A illustrates another diagram of an example logic circuit 1703 (which in certain examples may be called sensor circuit 1703), similar to the logic circuit 1603 of Fig. 16.
  • the logic circuit 1703 includes a plurality of logic functions that are to be set or selected based on the input parameters, for providing the requested output.
  • the logic functions include first and second calibration logic functions 1709-1, 1709-2, class and sub-class selection functions 1705-1, 1705-2.
  • the logic circuit 1703 further includes a data or communications interface 1723, and a read buffer 1722. Commands to the logic circuit 1703 are received through the data interface 1723.
  • the decoding logic 1705 includes a memory field array 1705A, such as a register array, and multiplex logic 1705B.
  • Each memory field 1705A is associated with an address, to be addressable by the parameter functions (e.g., sub-addresses per Fig. 16A), and to store the corresponding parameter value.
  • the memory fields 1705A may be configured to store 8 bits.
  • the memory fields 1705A may be 8-bit registers.
  • Each memory field address is associated with at least one corresponding logic function through circuitry of the multiplex logic 1705B.
  • the decoding logic 1705 identifies the parameters and loads the parameter values in the selected memory fields 1705A, which values are used to select or set a sensor array 1705-1, sensor cell 1705-2, and/or calibration function 1709.
  • the multiplex logic 1705B is configured to apply the received parameter values to select a sensor of a particular class, as indicated by routing 1705-1, and to select a particular cell within the selected sensor class, as indicated by routing 1705-2.
  • Each memory field 1705A is tied to a particular function such as sensor classes 1755, sensor cells or a calibration function 1709-1, 1709-2.
  • the multiplexing logic 1705B is routed between these memory fields 1705A and the respective sensors of different classes, different cells, calibration functions, etc. to select the sensors and cells based on the stored value, and select and set the calibration function based on the stored value.
  • the multiplex logic 1705B may include at least one of multiplexers, switches, and/or latches. In a more specific example, the multiplex logic 1705B may include series of MOS-based switches. The multiplex logic 1705B may be connected to memory fields 1705A and corresponding logic functions 1705-1, 1705-2, 1709-1, 1709-2. The multiplex logic 1705B may set or select a respective logic function 1705-1, 1705-2, 1709-1, 1709-2 in accordance with the value stored in the corresponding memory fields 1705A. The multiplex logic may ensure that an output based on a corresponding cell state is returned.
  • the calibration logic functions 1709-1, 1709-2 may include at least one and/or any combination of a gain amplifier, offset circuit, AD converter and DA converter, each of which may be settable based on a respective received calibration parameter, whereby the calibration parameter function determines which of the calibration logic functions 1709-1, 1709-2 to address and the calibration parameter value sets the magnitude or strength of the respective calibration logic function 1709-1, 1709-2, through the decoding logic 1705 as explained above.
  • the decoding logic 1705 may select a sensor class 1755 based on a first parameter function and a first parameter value and a different sensor class 1757 based on again, the first parameter function and a different, second parameter value. With the first or second class selected, the decoding logic 1705 may select a sensor cell 1714-1 or 1716-1 based on a second parameter function and a first parameter value, and a different sensor cell 1714-n, 1716-n based on the same second parameter function and a different (n*) parameter value. With regards to single cell sensor classes 1771, 1773, the decoding logic 1705 may select a third and fourth sensor class 1771, 1773 based on the first parameter function and a third and fourth parameter value, respectively, without selecting a sub-class.
  • the decoding logic 1705 may be configured to identify a first or second class parameter associated with a first or second class 1755, 1757.
  • the decoding logic 1705 may be configured to, upon identifying the first or second class parameter, select a respective first or second class 1755, 1757.
  • the decoding logic 1705 may be configured to, subsequently, identify a series of sub-class parameters (e.g., associated with respective cells 1714 or 1716, respectively) and read requests while the respective first or second class 1755, 1757 is selected.
  • the decoding logic 1705 may be configured to, in response to each read request, output a count value for each corresponding selected subclass 1714, 1716.
  • the decoding logic may further be configured to identify a third or fourth class parameter associated with a third or fourth class 1771, 1773, respectively.
  • the third and fourth class comprise single cells.
  • the decoding logic 1705 may be configured to, upon identifying the third or fourth class parameter and a subsequent read request, output a respective count value, for example without a subsequent sub-class selection.
  • the decoding logic 1705 is configured so that any sub-class parameter received between receiving the third or fourth class parameter and read request (i.e. while the third or fourth class is selected) does not affect the output count value.
  • the third and fourth class concern single cells so that class selections are sufficient and further sub-class selections can be ignored, which is illustrated in Fig. 17A by the fact that the routings 1705-2 do not connect to the single cells 1771, 1773.
  • the decoding logic 1705 may be configured to identify class and sub-class parameter values in respective data frames based on a bit set including the least significant bit (LSB), while values of at least one other bit in the same data frame including the most significant bit (MSB) do not affect the output count value or pertain to a different logic function. For example, if there are five cell classes to choose from (e.g., first to fourth cell classes and a heater cell class), then the parameter value may be represented by only three bits to select either of these five cell classes. Similarly, if there are only 126 cells then 7 bits may provide for sufficient different unique values.
  • LSB least significant bit
  • MSB most significant bit
  • the decoding logic 1705 may be configured to identify a sub-class parameter value based on more bits, in the“used” bit set including the least significant bit, than the class parameter value, because there are more sub-classes than classes.
  • Remainder“not-used” bits may not be used by either of the memory fields 1705A (e.g., not written or not writable) or by the multiplex logic 1705B (e.g., no effect on the respective logic function). In other words, the decoding logic 1705 is configured to not use these remainder bits.
  • remainder bits (e.g., including the MSB) not used for a logic function such as a class or sub-class selection may be used differently than the bits including the LSB, for example to select and/or set another logic function, so that at least two logic functions can be set and/or selected by a single memory field 1705A and by a single command or register address.
  • the decoding logic 1705 is configured to identify a class parameter value based on not more than the LSB and two following bits (2 : 0) in an eight bit data frame so that the three bits including the LSB affect the output count value, while other bits in the data frame including the MSB do not affect the output count value.
  • the decoding logic 1705 may also be configured to identify a sub-class parameter value based on not more than the LSB and six following bits (6 : 0) in an eight bit data frame so that seven bits including the LSB affect the output count value, while the most significant bit in the data frame does not affect the output count value.
  • Calibration parameters may be applied to inhibit clipping of outputs and improve count value distribution in a predetermined output range for each sensor class 1755, 1757, 1771, 1773.
  • the decoding logic 1705 may select a first calibration function 1709-1 based on a third calibration parameter function and set an (e.g., offset- and/or DA conversion-) value of that function 1709-1 based on the corresponding parameter value.
  • the decoding logic 1705 may select a second calibration parameter function 1709-2 based on a fourth parameter function and set an (e.g., amplifier) value of that function 1709-2 based on the corresponding parameter value.
  • calibration parameters may be set before or after class and sub-class selections. In one example, an offset function and DA conversion is applied after other parameters have been received as a last parameter communication before the read request and response.
  • Further calibration parameters include heater conditions including heater cell selection(s), heat time and heat strength/power.
  • heater conditions including heater cell selection(s), heat time and heat strength/power.
  • adjacent heater cells are selected automatically when selecting second class sensor cells 1716-1 to 1716-n, for example, by the multiplex logic 1705B. The selected heaters will be driven in accordance with the calibration parameters.
  • Output count values generated by the logic circuit 1703 may be within a predefined range, for example as determined by a characteristic of the output buffer 1722.
  • the output buffer 1722 may be configured to present a fixed, natural number of bits or bytes, such as a single byte, or two or more bytes, for reading by the print apparatus logic circuit.
  • the lowest output count value may be a binary representation of 0 and the highest output count value is a binary representation of a maximum number that can be represented by a natural number of bytes, and subtracting 1.
  • one byte may be associated with a range of 256 separate output count values from the lowest output count value of 0 to the highest output count value of 255; two bytes may be associated with a range of 65536 separate output count values from the lowest output count value of 0 to the highest output count value of 65535; etc.
  • the lowest count value may be all zeros such as 00000000 and the highest count value may be all 1 s such as 11111111.
  • the logic circuit 1703 is configured to, in response to the read requests, return count values based on the state of the selected cell (e.g. depending on temperature, wet/dry state, pressure, etc.) and the calibration parameters.
  • Certain calibration logic functions 1709-1, 1709-2 are configured to calibrate the logic circuit 1703 so as to output different output count values for the same (e.g. analogue) cell state for different received operational calibration parameters.
  • Other calibration logic functions such as heating may directly influence cell state.
  • the count values represent an analogue state of the respective cells, before an analogue-to-digital conversion by respective calibration functions.
  • calibration parameters are varied by the logic circuit until the output count value is in a suitable range.
  • an output count value of a certain cell can be calibrated to be at a minimum distance from a lowest or highest value (e.g., between 10 or 245) to detect further increasing or decreasing, respectively, of the value corresponding to a changing cell state while avoiding that a value is clipped at the lowest or highest value of, in this example 0 or 255.
  • the calibration functions 1709-1, 1709-2 may be configured to, at least one of, convert, stimulate (e.g., heat), amplify, and offset the cell output and/or input to facilitate readability of the logic circuit output.
  • Operational calibration parameters may vary throughout the lifetime of the logic circuitry package. Operational calibration parameters may be different for each class. In particular operational parameter values for the same calibration parameter functions may be different between classes. Some overlap may exist, that is, there may be some calibration parameters that provide for non-clipped outputs for different classes, although these may be not preferable and susceptible to further calibration.
  • calibration functions 1709-1, 1709-2 are configured to change an output count value based on an offset parameter by an amount that is a function of the amplifier parameter.
  • an amplifier e.g. gain or strength
  • An amplifier parameter of n has the effect of the amplifier circuit multiplying a measured value by n.
  • the offset parameter may comprise a value between 0 and 255, or a subrange thereof, for example between 50 and 100. It may be noted that an example calibration function 1709-1, 1709-2 is configured so that, each step in the offset parameter will change the output count by an amount that is a function of the gain parameter.
  • an analogue input value e.g. voltage, power
  • an analogue output value e.g., voltage before conversion
  • a digital input value e.g., a parameter value
  • a digital output value e.g., a count value.
  • an operational amplifier parameter value of at least 4 or at least 8 is to be used for a first or second class to facilitate determining different cell states.
  • the logic circuit 1703 is configured to facilitate determining operational calibration parameters“in-situ”, for example during customer installation or printing.
  • at least some of the calibration parameters may be set during manufacturing, and, for example, stored in the logic circuitry package 1701 (e.g. per OCP 1607-1 in memory 1607 in Fig. 16).
  • the logic circuit 1703 returns output count values that are between, and/or distanced from, the lowest and highest output count value.
  • the operational calibration parameters may be temporarily stored on the print apparatus logic circuit, for usage at a subsequent cell array read cycle, as will be explained with reference to Fig. 20.
  • Operational calibration parameters may be determined and stored, based on calibrating a single cell of each class whereby these same operational calibration parameters may subsequently be used for other cells of the same class.
  • Different cell classes can be associated with different operational calibration parameters while cells of the same class can be associated with the same operational calibration parameters, as determined in a calibration cycle, again with reference to Fig. 20.
  • Fig. 18 illustrates an example diagram with output count values on a vertical axis and cell numbers (or IDs) on a horizontal axis.
  • the diagram reflects a thermal response of an example thermal sensor cell array, for example to determine a print material level, such as a print liquid level, such as an ink level (e.g. cell array 1657 of Fig. 16, 1757 of Fig. 17A, or print material level sensor 410 of Fig. 4B, or, international patent application publication No. WO2017/074342).
  • the printer may send a command including calibration parameters, a cell class selection and a cell sub-class selection, and subsequently, a read request.
  • the logic circuit may identify the calibration parameters and the respective sensor cell to be selected and output the count value corresponding to the state of that selected cell.
  • the calibration parameters may comprise heat parameters (e.g. heater cell identification number, heat time, power), offset parameters, gain amplifier parameters and/or D/A or A/D conversion parameters.
  • the logic circuit may, upon instructions, select the respective temperature sensor cell, and calibrate the output of that cell.
  • Other calibration parameters may include heating the heaters during a certain time and adjusting a voltage input (e.g. approximately 3.3 V,), for example as harvested from a power contact pad of the interface, which may calibrate the cell state.
  • an output count value of a cell increases in correspondence with an increasing temperature, implying a lower count in unheated condition (1890-1, 1895) and higher in heated condition (1890-2, 1890-4, 1893, 1894).
  • first output count values of sensor cells when heated by heaters and doped in liquid, per line 1894 and range 1890-4, are lower than second output count values corresponding to the same cells being heated but not doped in liquid, per line 1893 and range 1890-2. Hence, an absence or presence of liquid at a respective cell can be sensed.
  • the temperature sensor output may correspond to an output reading at a given point in time after or during a heat event for the corresponding heater cell, which in some examples may be calibrated using the calibration logic.
  • the temperature sensor cell is only calibrated and read in conjunction with heating of the corresponding heater cells, corresponding to lines 1893 and 1894 and ranges 1890-2 and 1890-4.
  • the sensor cells may also be read when not heated, per fictional line 1895 and range 1890 -1.
  • Liquid over a temperature sensor cell may have a cooling effect.
  • a temperature and/or a temperature decay of a wet sensor cell may be electrically measured and compared to measurements of a dry sensor cell.
  • the temperature sensor cells comprise sense resistors which value is read just after applying a voltage over a nearby heater resistor for a given time.
  • a proximate temperature sensor cell is read, for example at about 0 to 50 microseconds after the heating stopped, whereby the temperature sensor cells in liquid (per line 1894) may be cooler than temperature sensor cells no covered by the liquid (per line 1893), which is reflected by a measurable analogue electrical state of that cell. Then, the measured analogue state is converted to a digital the count value.
  • cooler cells have a lower resistance than warmer cells, which, after AD conversion, results in a reduction in output count value.
  • the logic circuit may be configured to output a step change SC in a series of count value outputs, when only a part of the sensor cells are doped in liquid.
  • the step change SC in output count values for a cell array may correspond to certain cells being doped in liquid and other cells not being doped.
  • the logic circuit is configured to, for a certain print liquid level of a partly depleted print liquid reservoir, in response to identifying the second class parameters and series of subsequent different sub-class parameters (which in this example are associated with the temperature sensor cell array), output second count values 1893-1, associated with a sub-set of the sub-class selections, on one side of a step change SC in the outputs, and first count values 1894-2 that are all at least a step change SC lower than the second count values, the first count values associated with the rest of the series sub-class selections, on another side of the step change SC in the outputs.
  • the first count values 1894-2 are associated with wet cells and the second count values 1893-1 are associated with dry cells whereby the step change SC may represent an approximate liquid level.
  • the sensor cell output needs to be calibrated, for example in the factory or after print apparatus component installation.
  • the reservoir 1812A may be full or for example at least approximately half full associated with a situation where all sensor cells 1816 are covered by liquid.
  • all cells 1816 may return readings corresponding to heated wet cells per full line 1894, resulting in relatively smoothly varying outputs count values, for example where differences between subsequent count values are less than 5, less than 2 or less than 1, for certain operational calibration parameters.
  • a step change SC is associated with a jump of at least 10 counts, at least for certain operational calibration parameters.
  • the operational calibration parameters may be such that the output count value of heated and wet cells are in a predetermined count value sub-range 1890-4 at a distance from the lowest and highest count value, for example at least 10 counts distance.
  • the“middle” sub-range 1890-4 may be at least approximately 50, at least approximately 60, at least approximately 80 or at least approximately 100 count units distance from the lowest count value of the range, and at some count units distance from the highest count value of the range, for example at least 50 counts from the highest count value, for example between 60 and 200 counts.
  • the cells could be calibrated when dry per higher sub-range 1890-2 or when not heated per lower sub-range 1890-1.
  • the step change SC may be associated, by the print apparatus, with the liquid level, after depletion of at least part of the liquid whereby certain higher cells are dry and certain lower cells are wet.
  • the step change SC may be detected by the print apparatus in which the sensor is installed by reading the respective cell states for each cell or for a sub-set of cells.
  • a print material level is determined by relating the detected step change SC with the associated sub-class(es).
  • a variable threshold Tl or sloped threshold T2 (both indicated in Fig. 18), may be applied to determine which cells are dry and which are wet.
  • the sloped threshold T2 may correspond to the slope of the different cell readings of the array which may be subject to parasitic resistance.
  • the variable threshold Tl may be applied depending on what the expected print material level is, and/or what cells are expected to be dry versus wet. For either threshold Tl, T2, first lower count values are below and second higher count values are above the threshold Tl, T2.
  • Fig. 18A diagrammatically illustrates an example of a replaceable print component 1812 with print material 1813, and a sensor cell array 1857 having sensor cells 1816.
  • Fleater cells 1815 of heater array 1859 may be arranged alongside the sensor cells 1816, which may be considered part of the sensor or part of the calibration logic.
  • the print apparatus component 1812 is filled to a point above the temperature sensor cell array 1857 so that the cell array 1857 is completely covered by the print material 1813. In such state, all temperature cells 1816 of the array 1857 return first, relatively low count values, corresponding to line 1894, i.e., both sub-lines 1894-1 and 1894-2, of Fig. 18.
  • a higher sub-set of cells (including highest cell 0) outputs second, higher count values because they are not covered by the print material, and hence, not cooled, corresponding to sub-line 1893-1, while a lower sub-set of cells (including lowest cell n) may output first, lower count values, corresponding to sub-line 1894-2.
  • the logic circuit 1601 is configured to output second count values above a threshold T, per line 1893-1, and first count values below the threshold T, per line 1894-2.
  • the logic circuit may output intermediate count values, in the step change SC, relatively close to said threshold Tl, T2, associated with certain cells that are positioned near the liquid surface, which count values are between the first and second count values.
  • all cells 1816 may return second, relatively high count values corresponding to the full line 1893, including both 1893-1 and 1893-2.
  • the slope of the lines 1893, 1894 representing a steady decrease of output count values of subsequent cells down the cell array 1857, may be caused by parasitic resistance.
  • a sloped threshold T2 to determine the difference between first (e.g. lower) and second (e.g. higher) count values may extend between the first and second line 1894, 1893, respectively, and also have such slope.
  • the sensor circuit is configured to, for the partially filled reservoir where a print material level extends somewhere at the sensor cell array 1857, generate the step change SC so the print material level may be determined without using thresholds Tl or T2.
  • the temperature sensor cell array 1857 may include over 20, over 40, over 60, over 80, over 100 or over 120 cells (in one example, 126 cells).
  • the cells may comprise thin film elements on a thin film substrate, as part of thin film circuitry.
  • the temperature sensor cells comprise resistors.
  • each temperature sensing resistor has a serpentine shape, for example to increase its length over a small area.
  • a temperature sensor cell response in heated and wet condition may be determined for calibration, because all cells may be covered by print liquid. Since it is known that the output of a dry sensor cell is higher (per line 1893), the calibrated output count value for the wet cells (per line 1894) should be at a certain minimum distance from the highest output count value 1891 of the output count value range 1890 to allow for margin for later outputs of the dry cells per line 1893.
  • the output count value for wet and heated cells may be set to be in the first sub-range 1890-4, whereby narrower sub-ranges can be applied by selecting certain cells. For example, one or more calibration parameters are adjusted until the output count value of at least one of the wet cells is within said sub range 1890-4, for example having at least 50 or 100 counts distance from the highest output count value, for example between about 60 and 200 counts.
  • the calibration logic may set any of the heating power, heating time, sense time, offset function, amplifier function and/or AD and DA conversion functions so that the output count values are within the operational range 1890-4, at a sufficient distance from highest output count values 1891 to allow for margin for dry and heated readings, and/or at a sufficient distance from lowest output count values 1892 to allow for margin for (wet or dry) unheated readings.
  • the calibration parameters may be adjusted until the logic circuit returns an output count value 1894, first, within the wider count value range 1890 at a distance from the highest and lowest output count values 1891, 1892, respectively, (e.g.
  • a narrower sub-range 1890-4 for example having at least 50 or 100 counts from the highest output count value (e.g. at least 10% or at least 20% of the range distance from the ends of the range) if the output count value range is between 0 and 255, for example between 60 and 200 counts.
  • the output count value range is set so that there is margin in the count value range for a lower output count value range 1890-1 for unheated cells, for example below the 60 or 100 counts, while still being able to determine the difference between dry and wet cells.
  • the lower output count value range 1890-1 corresponds to unheated cells and could also be used for calibration purposes or other purposes.
  • the lower output count value range could be below an approximately middle of the output count value range (e.g., below 128), or, for example, below 100 or below 60 counts.
  • the print material level may be derived by detecting a step change SC in the output count values of the series of cells 1816 of the array 1857, or by verifying the count values with respect to one or more thresholds Tl, T2.
  • the logic circuit is configured to, in response to identifying a second class parameter associated with the print material (i.e.
  • first count values e.g., 1894-1 on line 1894
  • second count values e.g., 1893-1 on line 1893
  • the latter second and first count values 1893 versus 1894 may each be output in different read cycles in separate times durations of second address enablement.
  • the logic circuit may be configured to, for a certain print liquid level of a partly depleted print liquid reservoir 1812A (e.g., a level L extends at some point along the sensor cell array 1857), in response to identifying the second class parameter and a series of subsequent different sub-class parameters, output second count values 1893-1, higher than a certain threshold T1 or T2, associated with a sub-set of the sub-classes, and first count values 1894-2, lower than said threshold T1 or T2, associated with the rest of the sub-classes.
  • the latter second and first count values 1893-1, 1894-2 may be output in a single read cycle for example in a single time duration of the second address enablement.
  • the latter second and first count values 1893-1, 1894-2 may be separated by a step change SC, in a diagram plotting on one axis the sub-class numbers and another axis the output count values (per Fig. 18).
  • the first count values are all at least a step change lower than the second count values.
  • At least one third count value may be provided in the step change SC.
  • the logic circuitry package may output, during depletion of the associated liquid reservoir, (i) at a first point in time, first relatively low count values for the all sub-class selections of the series (e.g., line 1894 including 1894-1 and 1894-2), (ii) at a second point in time after depletion, second relatively high count values for a sub-set of the series of sub-class selections (e.g., line 1893-1) and first relatively low count values for remaining sub-class selections of the series (e.g., line 1894-2), and, (iii) at a third point in time after more depletion (e.g., complete or near exhaustion), second relatively high count values for all sub-class selections of the series (e.g., line 1893 including 1893-1 and 1893-2).
  • first relatively low count values for the all sub-class selections of the series e.g., line 1894 including 1894-1 and 1894-2
  • the respective first, second and third condition are associated with a measure of depletion of print liquid 1813 during the lifetime of a replaceable print component 1812.
  • the sub-class IDs corresponding to the step change SC can be determined which in turn allows for determining the print material level.
  • the respective transitions between said first, second and third condition (i, ii, iii) are accompanied by a change in a count field in a memory of the package (e.g. memory 432 of Fig.
  • status field 1427 of Fig. 14, status field 1527 of Fig. 15 which count field is associated with a print material level by a print apparatus and may be regularly updated by the print apparatus between or during print jobs, for example based on printed drop count or printed pages count.
  • the sensor circuit 1857, 1859 may extend from near a gravitational bottom upwards, at least in a normal operational orientation, but not reach the complete height of the reservoir 1812A.
  • the logic circuit is configured to generate first, relatively low count values 1894 during a substantial part of the lifetime, per roman i above.
  • the logic circuit may return only first count values, per line 1894 and sub-range 1890-4, in response to the second class parameters and sub-sequent sub-class parameters and certain operational calibration parameters, at least until a value in the print material level field (1427 of Fig. 14, 1527 of Fig. 15, 2527 of Fig. 25) reaches a value that the print apparatus logic circuit associated with a level that is above the second sensor cells 1857.
  • differences in output count values due to parasitic resistance may be, on average, approximately 1 or 2 counts or less, while for these same operational calibration parameters the step change SC between subsequent sub-class numbers associated with a position near the print material level may be more than 2 counts for example more than 4 counts or for example more than 6 or more than 10 counts.
  • Fig. 19 may relate to strain sensing cells.
  • a parasitic resistance may be illustrated in some decrement in output count values for a low pressure, e.g. around or lower than zero gauge pressure, for example for the first sub-classes, but generally (mechanical) strains to the cells of Fig.
  • the cell array of Fig. 19 and 19A may have more effect on the output count values, even at low pressures, than the parasitic resistance, at least for a large portion of the cells of the cell array of Fig. 19 and 19A.
  • different count values may be generated for respective sub-classes, for certain operational calibration parameters, for example as a result of different strains and/or different positions along a reservoir wall.
  • the cell arrays are configured to, in a series of command- responses, vary in-range count values based on different sub-class parameter values, for example relatively smoothly. These varying count values based on different sub-class parameters associated with the same class may be based on the same operational calibration parameters and class parameter.
  • Fig. 19 illustrates another example diagram with output count values on a vertical axis and cell numbers (or IDs) on a horizontal axis.
  • cell numbers increase along the horizontal axis which may correspond to a lower position towards a bottom of a print material reservoir when the logic circuitry package with the cell array(s) is mounted to the reservoir.
  • the readings of Fig. 19 are based on different nominal cell characteristics and different operational calibration parameters than Fig. 18.
  • the diagram of Fig. 19 corresponds to an example sensor to detect an effect of a pneumatic stimulus or pressurization applied by the print apparatus to the print apparatus component.
  • the pneumatic stimulus and/or pressurization is applied by an external pump of the print apparatus that applies pressurized air through an air input (1318 of Fig. 13B) of the component.
  • Other example components may have collapsible print material reservoirs, such as bag-in-box supplies, associated with relatively large reservoir volumes for example of at least approximately 0.1, 0.2, 0.5 or at least approximately 1 litre, whereby similar types of sensors may be applied. In such component, the sensor may not be adapted for a pneumatic stimulus.
  • the sensor may detect certain pressures and wall deflections in the reservoir.
  • the sensor 1955 (Fig. 19A) to detect a pneumatic stimulus may detect such stimulus through wall deflection detection.
  • bag collapsible
  • similar sensors 1955 could be used, and similar features and principles described in relation to the logic circuit may apply, as the skilled person will understand.
  • the pneumatic stimuli (or“events”) for the example components of Fig.
  • Certain pneumatic events may include (i) a start-up prime, when a print apparatus is started for the first time; (ii) a print apparatus component change prime which may occur when a replaceable print apparatus component has just been installed; and (iii) a printhead recovery“squish” prime to push liquid through the printhead; whereby in some examples each prime (i, ii, iii) can be associated with a different pressure.
  • a prime event is associated with a series of repetitive subsequent air pressure pulses by the print apparatus, in some examples each pulse being of the same force, whereby with each pulse a pressure in the reservoir accumulates.
  • repetitive pulses are associated with, for each pulse, a pressure increase and subsequent decrease in the print material reservoir without accumulating the pressure in the reservoir based on the subsequent pulses.
  • a pneumatic stimulus or pressurization includes at least a single prime pulse, up to a complete series of pulses and/or longer continuous pressurization, for example, induced by pressurized air through air interfaces of the print apparatus components. While each prime or hyperinflation pulse may be very short, e.g., around one or two seconds, a complete prime cycle, from the print apparatus’ perspective, can take longer, for example between 10 - 60 seconds. From the print apparatus’ perspective, such prime cycle could include certain set up routines, including calculations, a series of hyperinflation pulses as addressed already above, and further associated service routines such as spitting and wiping.
  • the sensor of this disclosure may detect a pneumatic stimulus in less than a second, for example based on a single pulse, and/or may function during a complete prime cycle.
  • a single pulse could increase pressure above 0 Gauge kPA, for example depending on the chosen prime settings, to a point above 7, 14, 20 or 23 kPa, whereby the extent of time that the component is externally pressurized above 0 kPa may be between 0.5 and 3 seconds, for example less than approximately 3 seconds, including a ramp-up and a ramp-down of the pressure as it builds and dies out in the reservoir.
  • a pneumatic stimulus (or series of stimuli) applied to the replaceable print apparatus component may be associated with a pressure event.
  • the sensor 1955, 2155, 2255, 2555 can be used to detect and/or verify and/or control prime pressures, print material leakage and/or air leakage, or for other purposes such as print apparatus compatibility.
  • the diagram of Fig. 19 reflects a response of a logic circuitry package including a pneumatic sensor cell array 1955 (Fig. 19A).
  • the sensor 1955 to detect the pneumatic stimulus may also be referred to as first sensor and/or may be associated with a first class and first class parameter.
  • An example sensor 1955 to detect a pneumatic stimulus can be disposed along, and/or on the same substrate as, the temperature sensor array 1857.
  • the cell array 1955 can be mounted to the replaceable print apparatus component including a reservoir 1912, for example a wall that defines a side of the reservoir 1912.
  • the cell array 1955 includes strain sensing cells (e.g., strain gauges) 1914-0, 1914-1 ... 1914-n, arranged over the surface of a print material reservoir 1912, for example mounted to an inside of a wall of the reservoir 1912.
  • the cell array 1955 may include over 10, over 20, over 40, over 60, over 80, over 100 or over 120 cells; in one example, 126 cells.
  • the strain sensing cells 1914 may comprise piezo-resistive cells (for example, thin film elements), the resistance of which may change when strain is applied.
  • piezo-resistive cells for example, thin film elements
  • An example of an earlier publication disclosing the implementation of strain gauges in a printhead die is international patent application publication No. WO2018/199891A.
  • the print material reservoir 1912 comprises an air interface 1918, through which pressurized air may be introduced, in addition to a print material outlet 1919, per Fig. 19A.
  • the air interface 1918 may be an air input for example comprising a socket with elastomer seal.
  • the strain sensor cells 1914 may be placed under strain, illustrated in Fig. 19A by line 1914A.
  • an increasing resistance as a result of the increasing strain may decrease a voltage output of the cells 1914A.
  • the sensor circuit could be placed so that a cell resistance could decrease as a result of the pressurization and/or deformation, and a returned voltage could increase.
  • the analogue output e.g., voltage
  • the analogue output may be converted to a digital output, which digital output may vary in accordance with the analogue output.
  • Figure 19 illustrates a series of output count values, in this example, again, within a range of 256 counts from 0 to 255, based on readings of a sub-set of strain sensing cells 1914-0 to 1914-n of the first sensor cell array 1955 after AD conversion.
  • Fig. 19 renders output count values of a selected sub-set of cells 1914, like sensor cell # 5, 11, 16, 23, etc.
  • Fig. 19 illustrates different output count values associated with each selected sensor cell 1914 when a relatively low (1993) and a relatively high (1994 or 1995) pressure is applied to the reservoir 1912, whereby the difference in output count value for each cell may be associated with certain pressure difference. In this diagram, lower count values are associated with higher pressures.
  • cells 1914 of the array 1955 return different signals based on the same pressure, which may be related to certain constraints of the wall portion along which the respective cell extends and/or to a location with respect to an internal pressure structure of the reservoir 1912.
  • the selected pressures and cells of Fig. 19 are for illustrative purposes. It will be appreciated that similar principles may apply when different (numbers of) sensor cells and different pressures are used.
  • Line 1993 represents outputs of cells 1914 when a pressure in the reservoir 1912 is approximately at or slightly below atmospheric pressure (for example between 0 and -3 kPA gauge pressure).
  • a negative gauge pressure is also referred to as a backpressure.
  • Such negative gauge pressure or backpressure may prevent drooling of print liquid out of a print liquid outlet 1919.
  • the backpressure should be negative enough to prevent drooling but not too negative to not resist too much against print material extraction by the print apparatus.
  • the backpressure in the reservoir 1912 may be facilitated by a pressure structure 1917 such as a variable volume (e.g., expandable/collapsible) air chamber in the reservoir 1912.
  • variable volume chambers may resist again expansion, like, for example, a spring biased (e.g., flaccid) bag; an elastic balloon; a moulded air chamber having at least one biased (e.g., spring biased or elastic) flexible wall; or by other example pressure structures.
  • Fig. 19A diagrammatically illustrates an expansion of such variable volume chamber with an added, convex dotted line along pressure structure 1917.
  • pressure structure may sometimes be referred to as regulator.
  • Further channels, valves and springs may, but need not be, applied for further internal liquid and air pressure control.
  • the pressure structure 1917 may be connected to the air interface 1918, so that the approximately 0 or negative pressure may be uplifted by a pneumatic stimulus as will be further explained below.
  • the pneumatic stimulus is caused by pressurizing the air interface 1918, which may result in a higher positive reservoir pressure that stimulates print material flowing out through the print material output 1919. Examples of pressure structures are described in earlier publications including US patent publication Nos. 7862138, 8919935, 9056479, 8998393.
  • the atmospheric or below atmospheric pressure in the reservoir is indicated by line 1993, whereby it is shown that different cells 1914 along the array 1955 may output different count values, which may be caused by different strains over each respective cell, in turn caused by the different constraints of respective wall portions over which the respective cells extend.
  • the sensor cells are mounted to a reservoir wall of plastics, of about 1 - 2 mm wall thickness.
  • a wall may be locally thinned for better strain sensing.
  • a lowest or nearly lowest cell (e.g. No. 125) may extend relatively close to a bottom of the reservoir 1912 and a respective wall portion may deflect only for a small amount or almost nothing, in response to the pneumatic stimulus. Even in a state where no external pressure is applied to the reservoir 1912 or air interface 1318, different cells 1914 may experience different strains which explains the different output values.
  • the cell readings may be in a relatively high sub-range, near a highest count value 1991, for example in a sub-range 1990-4 approximately between a middle 1990-3 and a highest count value 1991, for example with each cell outputting a count value between 128 and 250, for certain operational calibration parameters that may be determined at customer installation or manufacturing stage.
  • Fig. 19 further illustrates a series of (e.g., test) readings of cells corresponding to approximately 0 inches of water column (approximately 0 kPA) of gauge pressure (or slightly below such as between 0 and -3 kPa gauge pressure), along line 1993, 100 inches of water column (approximately 25 kPA) of gauge pressure, along line 1994, and 150 inches of water column (approximately 37 kPA) of gauge pressure, along line 1995, which lines illustrate that in this example the output count values of the cells decrease in response to an increasing pressure inside the reservoir 1912.
  • confirming that the output is below a certain threshold can be associated with a functioning pressure structure and/or the absence of liquid leakage of the liquid reservoir 1912 or absence of air leakage of the pressure structure 1917.
  • a read cycle (1720 - 1760) is repetitively applied to the same cell 1914, the output count value would move downwards in the diagram during a pressure build-up, and then back upwards after the pressure peak.
  • the same cell 1914 of the array 1955 may generate varying signals in time based on a single pneumatic stimulus, for example returning decreasing count values during a hyper-ventilation pulse, and after the pulse increasing count values again towards the higher sub-range 1990-4.
  • the gauge pressure applied to the reservoir 1912 by the print apparatus may be at least approximately 7 kPA, at least approximately 14 kPA or at least approximately 20 kPa, for example approximately 23 kPA at a peak of air pressure as applied by a print apparatus pump to the air interface 1918 as measured inside the reservoir 1912.
  • the print apparatus may send the read request at a point in time near an expected pressure peak, for example during the pump instruction by the print apparatus.
  • the sensor cell array 1955 may be configured to respond to a pressure change of at least approximately 7 kPA, at least approximately 14 kPA or at least approximately 20 kPa.
  • the logic circuitry package is configured to respond with different count values when there is a normal operating gauge pressure inside the reservoir of, for example, between approximately -3 and approximately 0 kPa as compared to when the gauge pressure in the reservoir is higher than 7 kPA, higher than 14 kPA or higher than 20 kPA.
  • a normal operating gauge pressure inside the reservoir of, for example, between approximately -3 and approximately 0 kPa as compared to when the gauge pressure in the reservoir is higher than 7 kPA, higher than 14 kPA or higher than 20 kPA.
  • difference in count values is illustrated, for example, at least approximately, by the difference in lines 1993 and 1994.
  • output count values may vary in the earlier mentioned range of 0 to 255
  • calibration may occur to a pre-selected sensor cell 1914, for example a lowest cell 1914-0, so as to provide an output count of at least approximately 150, at least approximately 200, or at least approximately 225, and below 245, for example in the absence of a pneumatic pulse. This gives some margin for deviations above the highest count and even more margin for the lower counts associated with other cells and pneumatic stimuli, while inhibiting signal clipping at 0 and 255.
  • the calibration may be carried out on a single cell to aim for a target count value of above approximately 150, or above approximately 200, for example between 150 and 245.
  • a sensor cell which is expected to be under the least strain (or at least under a relatively low strain) during pressurization may be selected for calibration, such as a lowest cell 1914- 0, for example during a time when no effect of a pneumatic stimulus is expected, whereby the sensor cell may be expected to output a highest count value HC.
  • the target highest count value HC may set above 200, for example between 225 and 245, and an offset parameter may be adjusted until this value is achieved.
  • Other sensor cells may be expected to render lower count values during the pneumatic stimulus, whereby in one example the difference between the cell with the highest count value HC and other cells may be calibrated using the amplifier parameter.
  • the calibration parameters that can be associated with the output count values that fall within the output range 1990, or within higher subrange 1990-4, may be determined to be operational calibration parameters, and may be stored in a print apparatus logic circuit at the end of a calibration cycle and then used for subsequent read cycles.
  • one or more calibration parameters 1607-2 may be used that are pre stored in the memory 1607.
  • wall thicknesses and strains between reservoirs and first sensors 1955 of the same nominal properties may vary unpredictably so that calibration is to occur at customer installation.
  • a reading may take place during a pneumatic event, for example associated with an internal pressure of the reservoir 1912 of at least approximately 7 kPa.
  • it may be expected that an output count value of a chosen cell is in a range which is below a threshold value (for example, below approximately 180, or below 150, or below 100).
  • the sensor cell 1914 which is expected to be under a relatively high amount of strain may be selected for reading, for example a sensor 1914 outputting a relatively low count put count value such as the lowest count value LC.
  • a pneumatic stimulus is applied, and an expected behaviour for one or more chosen sensors is/are not detected (e.g. there are no readings below the threshold), this may indicate that the pressurization event is not functioning properly, for example, because of a leakage in the reservoir or air chamber.
  • the logic circuit with the sensor cell array 1955 is configured to detect a potential leakage of the reservoir 1912, for example during a prime cycle.
  • the effect of the pneumatic stimulus may be associated with a relatively high internal reservoir pressure above atmospheric pressure, or above 7kPA, above 14 kPA, above 20kPA or above 23 kPA gauge pressure, for example at a point in time just after the pump stopped pressure build-up. If a returned count value is above an expected threshold, say above 200 counts, then there may be a leakage of liquid or air in the reservoir 1912 that caused the pressure to be under that threshold.
  • the sensor cell array 1955 is mounted to a wall of the reservoir 1912, for example in the same package as the temperature sensor cell array 1857. Accordingly, the sensor cell array 1955 can be provided in the inside of the reservoir 1912, against an inner wall of the reservoir 1912, for example near a front and up to a bottom of the reservoir 1912, at least, in an operational orientation of the reservoir 1912.
  • the first sensor cell array 1955 can be mounted to the exterior of the reservoir 1912 where it can still sense wall deflection and correspondingly, the pneumatic stimulus and/or its pressure characteristics.
  • the sensor cell array 1955 has an elongate shape wherein the length is at least five times, ten times or twenty times greater than a width and/or thickness.
  • the array 1955 may include cells 1914 that are nominally the same having at least 20, 30, 40, 50, 80, 100, 120 cells, for example 126 cells.
  • the sensor cell array 1955 can be part of a thin film stack that connects to the interface of the logic circuitry package, for example through shared decoding logic and output buffer of both sensors 1955, 1857. As illustrated in Fig. 19, the sensor cell array 1955 may be configured to output a plurality of different signals associated with the same pneumatic/pressure event.
  • the printer apparatus may send a command stream to a logic circuitry package to select cells of the first sensor cell array 1955, the command stream including calibration parameters, a class parameter including a first sensor class selection, and sub-class parameter(s) including sub-class selections associated with the cells 1814.
  • the logic circuit may identify the parameters, and select the pneumatic sensor cell array, and the respective pneumatic sensor cell(s) 1914, and output, for example in a read field of the logic circuit 1603 in response to a read request, the count value corresponding to the state of the cell(s), for example where the count values may be similar to the points on line 1994 of Fig. 19.
  • the logic circuit 1903 may output a clipped, too high or too low count value 1991, 1992.
  • the calibration parameters may be adjusted until count values are returned that are within the output count value range 1990 or sub-range 1990-4 and at a distance from the too high and too low count value 1991, 1992.
  • Some of these cell classes also referred to as third and fourth class in this disclosure, may be associated with a single cell instead of an array of multiple cells.
  • These single cells may be calibrated at design, manufacture and/or at first print apparatus“in-situ” usage by a customer. Since single values may be returned for these cells, there may be less parasitic resistance. For example, for single cells a desired output count value sub range may be set approximately around a middle count value (e.g., approximately 127), for example between 55 and 200.
  • a middle count value e.g., approximately 127
  • an example logic circuit of this disclosure may be configured to, in a substantially filled, not-externally-pressurized/stimulated state, under a constant room temperature (e.g. around 20 degrees Celsius), and after calibration, (i) in response to a first class selection, return count values between 150 and 245 counts, (ii) in response to a second class selection, return count values between 60 and 200 counts, and (iii) in response to a third class selection, return count values between approximately 55 and 200.
  • the first and second class selection may be followed by a suitable sub-class selection and the third class selection need not be followed by a sub-class selection since it includes only a single sub-class. All responses of the logic circuit may be in reply to read requests.
  • certain operational calibration parameters can be determined at manufacture and stored on the memory 1607 while other operational calibration parameters are to be determined at customer usage, for example a first off-the-shelf customer usage.
  • the calibration parameters that are used in a first calibration cycle can be retrieved either from the logic circuitry package’s memory 1607 of from a memory of the print apparatus.
  • the memory 1607 of the logic circuitry package 1601 is read by the print apparatus by sending a request to the first address, and then the same calibration parameters are send as part of a command to the logic circuit via the second or new communication address, for conditioning the output count values.
  • At least one of a heat, offset, gain/amplifier, AD and DA parameter may be stored on the memory 1607 for a certain class.
  • a plurality of operational calibration parameters (“OCP”) 1607-1 or a plurality of sets of operational calibration parameters may be stored on the memory 1607 of the package 1601, 1701 wherein each operational calibration parameter or set thereof is to be associated with a respective cell class.
  • the logic circuitry package 1601 is configured to, using the stored at least one operational calibration parameter 1607-1, output count values between the lowest and highest output count value of the output count value range.
  • the print apparatus logic circuit may use the stored operational calibration parameters 1607-1 to start a further calibration cycle to determine better calibration parameters for usage during reading, for example calibration parameters that generate count values within a smaller sub-range at a certain distance from the highest or lowest output count values of the output range.
  • the memory 1607 may store calibration parameters just to decrease a number of calibration cycles.
  • Fig. 20 illustrates an example of a method of outputting count values in response to printer commands that contain calibration, class and/or sub-class parameters. Part of this method may overlap with Fig. 17.
  • the method may include enabling logic circuit functions in response to a command sent to a first address of the logic circuitry package 1601, 1701 (block 2000).
  • the functions include enabling (i.e. responding to communications directed to) a second address for a certain duration based on a time period specified in the command.
  • a time function is started so that the logic circuit can again respond to communications to the first address after expiry of the duration associated with the specified time period, as determined by the time function.
  • the time function may include a timer or a delay circuit as explained in other sections of this disclosure, which may be monitored or may expire to determine the end of the duration.
  • several calibration cycles (2030 - 2070) and/or read cycles (2050, 2060, 2080) may be ran before expiry of the duration, for example more than hundred cell readings. Each single cell reading may be considered a read cycle.
  • the method may include, upon receiving a command with a new address, configuring that new address (block 2010), for example in the address field 1604, whereby the new address may be received via the default second address.
  • the default second address may be the same for different logic circuitry packages associated with different print material types and connectable to the same print apparatus, whereby the new address may be configured in the same address field (e.g. 1604 of Fig. 16) of the logic circuit as the default second address, which new address may be randomly generated by the print apparatus logic circuit. This capability of the logic circuit may be referred to as a new second address-setting function.
  • the new second address-setting function may facilitate providing a different address to each separate logic circuitry package associated with a separate component connected to the same print apparatus.
  • the logic circuitry package 1601 is to respond to communications directed to the new address for the rest of the duration.
  • the duration may be approximately as long as the time period. Where the time period is different for different“enable” -commands specifying the time period (per block 2000), the respective durations may be different as well. In certain examples, in cases where such different time periods have marginal differences with respect to each other, the same duration may be applied for these marginally different communicated time periods.
  • reconfiguring the second address to a new address can be omitted.
  • the logic circuitry package facilitates reconfiguring its second communication address to a new address multiple times in the same duration associated with the same time period.
  • the logic circuitry package may be reconfigured with as many different second addresses as possible by different 7 or 10 bit-combinations.
  • the method may further include the logic circuitry package 1601 determining a validation response (block 2020), for example by providing one or more of a cell count (1463, 1563, 1663), a version ID (1437, 1537, 1637), a R/W history value (1465, 1565), in response to a printer command via the (e.g., reconfigured) second address, and as stored on the (e.g., second) logic circuit 1603.
  • a validation response for example by providing one or more of a cell count (1463, 1563, 1663), a version ID (1437, 1537, 1637), a R/W history value (1465, 1565), in response to a printer command via the (e.g., reconfigured) second address, and as stored on the (e.g., second) logic circuit 1603.
  • the same, yet differently encoded, data may be provided as part of signed data in response to commands sent to the first address, before or after the time period, so that the version ID and cell count can be validated by comparing the differently encode
  • a calibration cycle 2070 may be applied to a single cell of an array, or a limited number of cells, while a read cycle may be applied to all or a sub-set of cells in an array. For example, more cells will be addressed during a read cycle than during a calibration cycle, whereby at least one calibration cycle, for example at least one calibration cycle per class, may be executed before the read cycles.
  • at least one calibration cycle is executed in a first enablement time period (block 2000)
  • the therein obtained calibration parameters can be re-used in later time periods without needing to re-run calibration cycles in those later time periods.
  • the commands associated with blocks 2030 - 2050 involve respective command/responses between the print apparatus logic circuit and the component logic circuit, wherein separate commands may specify a calibration parameter (block 2030), a class parameter (block 2040), a sub-class parameter (block 2050) and/or a read request (block 2060).
  • the method may include, in response to a command including calibration parameters, identifying and setting the calibration parameters by the logic circuit 1603 (block 2030). For example, the logic circuit may first identify a calibration parameter from the command, and then select its calibration logic function in correspondence with the calibration parameter function, and set its calibration logic function in correspondence with the calibration parameter value.
  • a first calibration parameter is encoded to indicate an amplifier function and an amplify amount value whereby the logic circuit is configured to identify the function and amount and apply it to is corresponding amplifier gain circuit.
  • other calibration functions may be driven, such as the offset circuit, DA/ AD conversion circuitry and/or the heater array, whereby certain calibration functions may be driven in combination.
  • calibration parameter values may be overwritten.
  • default (i.e., default after reset) calibration parameters may apply.
  • new calibration parameter values may be written to the respective memory fields (1705A).
  • default or previously written calibration parameter values continue to apply until they are overwritten, even where certain calibration parameters were used for a different class.
  • the method may include identifying and selecting a class (block 2040) based on a command specifying a class parameter.
  • the logic circuit may select a sensor amongst different sensor classes based on the class parameter.
  • the method may include identifying and selecting a sub-class (block 2050) based on a command specifying the sub-class parameter.
  • the logic circuit selects a cell based on the sub-class parameter, for example a cell of a previously selected sensor class.
  • the sub-class parameter value may include a number representing a cell ID.
  • the logic circuit is configured to retain a sensor class selection until it is overwritten, so that subsequent to a class-selection, multiple sub-class selections may follow to select cells of the same sensor class without needing to select, each time, the same class again before selecting each different sub-class.
  • the logic circuit may have a default sensor class that it will turn to after reset.
  • the default sensor class may be a print material level (e.g. temperature) sensor class or second sensor class. Where a default class is pre-selected after enablement, a class selection may be skipped, and respectively sub-classes may be selected directly.
  • a default sub-class may be a first sub-class, for example cell number zero.
  • Example logic circuits include at least one sensor class of only one sensor cell.
  • One single cell sensor may be defined by a diode.
  • Another single cell sensor may be defined by a resistor wire.
  • the diode may be associated with a third class and the resistor wire with a fourth class.
  • Each of the third and fourth class are associated with a single sub-class.
  • the third class may be configured to function as an absolute temperature sensor of the sensor circuit, and the fourth class may be configured to function as a sensor circuit-crack detecting sensor.
  • the logic circuit since there is only one cell associated with the third and fourth class, the logic circuit is configured to return responses based on said third and fourth class without receiving an intermediate sub-class selection command.
  • Each cell of a single sensor class may have a unique ID for that class.
  • a series of cells may be identified by binary encoded number such as 0, 1 , 2, 3... n.
  • Cells of a first class and cells of a second class may apply the same series of IDs 0, 1, 2, 3...n.
  • communicated sub-class parameters may be the same for different classes.
  • the method may further include receiving and identifying a read request and outputting a value based on the last selected calibration parameters, a last selected class and a last selected sub class (block 2060). Said outputting may include loading a read buffer 1622, to be read by the print apparatus via the second address.
  • steps 2030 - 2060 may be executed without following up with a read request, for example for testing purposes during manufacturing and/or to be able to set or reset cells, for example to“clear” a scan chain of registers, switches, and cells.
  • the logic circuit 1603 may need calibration to output results in a useful count value range.
  • a first returned count value may be clipped to a lowest or highest value of a count value range.
  • the clipped count values may be associated with non-operational calibration parameters. Because some margin is needed for output count values to increase and decrease for proper interpretation, the highest or lowest output count value may be considered to be outside of an operational range and further calibration cycles may be executed.
  • a second or later calibration cycle 2030 - 2070 for the same sensor and sensor cell includes again receiving a new command including (new) calibration parameters and a new read request. In most instances, the same class and sub-class selection continue to apply until they are overwritten, so that blocks 2040 and 2050 may be skipped for each calibration cycle 2030 - 2070.
  • the print apparatus logic circuit may, each time, input different calibration parameters and monitor the returned output count value of the logic circuit per block 2060.
  • the logic circuit is configured so that, after each command, newly provided calibration parameter values replace the previously used calibration parameter values.
  • the logic circuit is configured to condition the output based on the newly (i.e., last) provided calibration parameter values.
  • the print apparatus logic circuit may, each time, strategically write new calibration parameters based on the previously returned count values, first to obtain in-range count values, and second to converge to a desired count value sub range within the wider range.
  • the returned count values are in the desired count value range, e.g., between the highest and lowest count value and at a distance from the highest and lowest count value, such as at least one count distance from the highest and lowest count value, for example within a narrow sub-range (e.g., 1890-2, 1890-4, 1890-1, 1990-4 of Figure 18 or 19).
  • the print apparatus and/or the package memory 1607 may store a specific sub-class ID of each class to use for calibration. The sub-class to be used for calibration may be based on the most appropriate cell for the respective array, for example best positioned for the test.
  • the at least one cell of the class may be read using these operational calibration parameters, or (ii) the operational calibration parameters may be stored by the print apparatus to be used during one or more later read cycles; and another set of operational calibration parameters may be determined for another class in the same fashion (blocks 2030 - 2070).
  • the operational calibration parameters may be stored for at least as long as the duration of the time period, or for multiple time periods, or for the lifetime of the component.
  • the operational calibration parameters may be stored in the host print apparatus logic circuit, or a memory the print apparatus component logic circuitry package, whereby the latter could be as default parameters-after- reset in the logic circuit or under a digital signature in a first memory associated with the first communication address.
  • One or more operational calibration parameters are determined for each class.
  • the calibration cycles 2030 - 2070 may be executed at manufacture and/or during customer usage, where the latter may be during, between, before or after print jobs. As will be further clarified below, calibration cycles 2070 may be based on a single, pre-selected cell of each cell-array while the read cycle, illustrated by an arrow 2080 may cycle through multiple cells of each array.
  • the logic circuit 1603 may receive series of sub-class parameters (e.g., including sub-class IDs) and read requests.
  • the count value pertaining to the last sub-class parameter is pushed to the read buffer 1622, whereby each count value may represent a state of the cell selected by the sub-class parameter.
  • the command stream and the responses may be provided for all cells, or a sub-set of cells.
  • the returned count values may vary between cells, for example because of parasitic resistance in a second cell array, and because of different strains (with or without pressure) in a first cell array.
  • a new class selection command may be dispatched to switch sensor.
  • calibration cycles 2070 are ran for a new class when switching from a previous class to a new class before beginning the read cycle 2080 for the new class.
  • the logic circuit 1603 may generate a chain of read-outs, associated with a plurality of cells, in response to a single command and/or a special read request.
  • the logic circuit 1603 may be configured to cycle through all or a sub-set of cells of the selected sensor class and return each respective cell read result in response to that single request.
  • the command stream received by the logic circuit 1603 may include each time an individual sub-class selection and read request, whereby the logic circuit 1603 returns an individual count value corresponding to that sub-class in response to each read request.
  • the last instructed calibration and class parameters continue to apply so that the read cycles only select a new sub-class (e.g. cell ID) for each cycle.
  • arrow 2080 illustrates that the calibration and class selection need not be repeated for the read cycle through the cells of a cell array.
  • new calibration and class parameters may be set, and a new read cycle may commence.
  • a single calibration may be sufficient, which may also provide for the read result.
  • a class selection may be sufficient for the third and fourth class.
  • the print apparatus logic circuit may (i) instruct the logic circuit 1603 to run a series of calibration cycles for different classes, (ii) after completing each cycle store the obtained operational calibration parameters for each class, and (iii) then run read cycles 2080 for all classes without calibration in between. For example, a calibration cycle is executed for a first sensor, for which the determined operational calibration parameters are stored in a memory, then a calibration cycle is executed for a second sensor, for which the determined operational calibration parameters are separately stored in the memory, after which a read cycle is executed for cells of the first sensor, using the operational calibration parameters stored for the first sensor, and then a read cycle is executed for cells of the second sensor, using the operational calibration parameters stored for the second sensor.
  • a calibration cycle is executed for a cell of a first sensor and then a read cycle is executed for a plurality of cells of that first sensor, after which a calibration cycle is executed for a cell of a second sensor and then a read cycle is executed for a plurality of cells of that second sensor.
  • Fig. 21 illustrates a diagrammatic example of a replaceable print component 2112 and sensor circuit or sensor circuit package 2101, which is another example of a logic circuitry package of this disclosure.
  • the sensor circuit package 2101 includes at least one sensor 2155, configured to detect the effect of a pneumatic event and/or a pressurization, and an interface 2123 to communicate with a print apparatus logic circuit.
  • a pneumatic event, or pneumatic stimulus may include air being supplied by a print apparatus air interface to an air interface 2118 of the component 2112.
  • the sensor circuit package 2101 may include integrated circuitry 2102 such as a first logic circuit 1403, 402a, 402b, 402c, 402d and/or second logic circuit 1405, 406a, 406b, 1603, 1703.
  • the sensor circuit package 2101 is mounted to a print apparatus component 2112.
  • the sensor circuit package 2101 is mounted to an exterior of the component 2112 or is mountable and dismountable without needing to open or disassemble the print component reservoir 2112A.
  • the sensor 2155 may include a single sensor cell or a sensor cell array of a plurality of cells.
  • the sensor 2155 may be connected to the integrated circuit 2102 through a wired or wireless connection.
  • the integrated circuit 2102 may in itself include both hardwired routings and-or wireless connections.
  • the senor 2155 may include an array of strain sensing cells (e.g. strain gauges) such as described with reference to Fig. 19 and 19 A, or one or more sensors other than strain sensing cells, that are adapted to detect an effect of a pneumatic event such as through air pressure changes, liquid pressure changes, material strains/stresses, moving parts of the component such as the walls, pressure structure 2117, etc.
  • strain sensing cells e.g. strain gauges
  • sensors other than strain sensing cells that are adapted to detect an effect of a pneumatic event such as through air pressure changes, liquid pressure changes, material strains/stresses, moving parts of the component such as the walls, pressure structure 2117, etc.
  • a pneumatic event initiated by the print apparatus, results in air displacement through the air interface 2118 and an increase in pressure in the print apparatus component reservoir 2112A, for example using a suitable pressure structure 2117 such as an internal pressure chamber or bag connected to said interface 2118 through an air channel.
  • a suitable pressure structure 2117 such as an internal pressure chamber or bag connected to said interface 2118 through an air channel.
  • the sensor 2155 may be configured to detect any change in pressure of at least approximately 7, at least approximately 14, at least approximately 20 kPa, or at least approximately 23 kPa.
  • the change may reflect a difference between a normal operating pressure of just below 0 kPA gauge pressure, for example between 0 and -3 kPa gauge pressure, and a pressurized state inside the reservoir 2112A of at least approximately 7, at least approximately 14, at least approximately 20 kPA or at least approximately 23 kPa.
  • the first sensor 2155 can be configured to detect the pneumatic stimulus applied by the print apparatus but may not be suitable to detect pressure differences in the reservoir 2112A, which may be sufficient to provide for a valid output to the print apparatus.
  • sensors 2155 may detect air movement or liquid movement associated with pneumatic stimuli, for example adjacent the respective air or liquid interface 2118, 2119, respectively, but without detecting an effect of an internal pressurization or a level of pressurization inside the reservoir 2112A.
  • a clearance is provided instead of an air interface 2118, to clear a print apparatus air pen, whereby the first sensor 2155 is positioned to detect the pneumatic stimuli provided by the print apparatus air pen.
  • the first sensor 2155 may be mounted to an exterior of the component 2112 or directly to the IC 2102.
  • Examples of sensor circuits 2101 may detect pneumatic stimuli and confirm the occurrence thereof, for example for validation by the print apparatus logic circuit, without being able to detect that a pressure is above a certain threshold during the pneumatic stimulus.
  • the effect of an air pulse may include a rapidly increasing pressure during the pulse and, for example, a slowly decreasing pressure in the reservoir 2112A after the pulse has completed.
  • the effect of the pneumatic event may still be detectable until the pressure has decreased to a lower point for example even until slightly above 0 kPA but not necessarily above 7 kPA gauge pressure, which may be detected by the first sensor 2155 to provide a valid output.
  • the air interface 2118 may include an air input to which an air output, such as an air pen of the print apparatus, may connect, to pressurize the reservoir 2112A.
  • the reservoir 2112A may include a pressure structure 2117 connected to the air interface 2118.
  • the reservoir 2112A may include an air channel.
  • the pressure structure may include a partly flexible air chamber connected to an air socket through the air channel.
  • air in the air interface 2118, air channel and air chamber may be isolated from liquid in the reservoir 2112A.
  • the air chamber can be collapsible/expandable to increase pressure in the reservoir 2112A by blowing air through the air interface 2118.
  • the pressure structure 2117 may be adapted to pressurize the reservoir when pressurized air is supplied to the air interface 2118. When no external pressure is applied, in a normal operation, the pressure structure 2117 may be adapted to provide for a backpressure.
  • the air interface 2118 may connect directly to the reservoir 2112A, without using a separate air chamber, so that air being blown into the reservoir 2112A may directly pressurize the reservoir 2112A.
  • a prime event may pressurize the reservoir 2112A and the sensor 2155 may sense the pneumatic event directly such as by sensing moving air or reservoir pressure, or indirectly through a strain or deflection of certain replaceable component parts such as a reservoir wall or pressure structure.
  • first sensors 2155 may be suitable to detect the effect of the pneumatic stimulus.
  • the pneumatic sensor 2155 may be a pressure sensor; a strain gauge; a strain gauge supported by a wall of the reservoir; a strain gauge supported by a reservoir; a metal slug (e.g., with return spring) inside of an inductor; a manometer, for example using a conductive liquid and electrical contacts that are wetted when air pressure is applied, for example located at the air interface 2118; a manometer with (e.g., optical) sensors to measure the location of the air to liquid interface; an accelerometer; a diaphragm or slug connected to a reed (or other) switch which can detect displacement of the diaphragm; a mechanically actuated switch actuated by air displacement, or another suitable sensing cell.
  • the output from said sensor(s) could be conditioned by a logic device algorithmically or through use of a Look Up Table (LUT) prior to be returned to a host.
  • a pressure or air blow event is not directly measured but the print apparatus infers the event from signals received from the sensor.
  • the effect of the pneumatic event may include an increased stress of walls of the reservoir 2112A, displaced air in or around the air interface 2118 and the pressure structure 2117, temporarily increased print material output flow, etc.
  • the sensor may be placed in the reservoir; against an internal or external side of a wall of the component; at, in or near the air input port; at the print material output port; or at any suitable location of the component.
  • a wall of that component may expand, and the pressurization may be sensed at multiple locations including on the outside or at the print material output 2119.
  • Some of these example sensors may be suitable to detect that an internal reservoir pressure is above a certain threshold to thereby be able to control a prime operation or to detect a reservoir or pressure chamber leakage.
  • Fig. 22 and Fig. 23 illustrate a portion of an example replaceable print component 2212 and the replaceable print component 2212, respectively.
  • the logic circuitry package 2201 of Fig. 22 may have similar characteristics as the logic circuitry package 1302 of Fig. 13 A.
  • the replaceable print component 2212 may have similar characteristics as the replaceable print component 1312 of Fig. 13B.
  • Fig. 24 illustrates a circuit diagram of yet another example logic circuitry package 2201.
  • the logic circuitry package 2201 of Figs. 22 - 24 may include similar aspects as the package 1401 of Fig. 14 and the package 1601 of Fig. 16 and the logic circuit 1703 of Fig. 17A.
  • the logic circuitry package 2201 includes a sensor circuit 2203, herein referred to as sensor circuit 2203.
  • the sensor circuit 2203 may include decoding logic 2205 to identify parameters in incoming command streams.
  • the decoding logic 2205 may be hardwired for example in the form of multiplexing circuitry including one or more of shift registers, flip-flops and latches, and/or (over- writable) memory arrays.
  • the sensor circuit 2203 may include different calibration logic functions, to calibrate an output based on the calibration parameters, including at least two of, and/or any combination of, an offset circuit, an amplifier gain, a DA converter and an AD converter.
  • the logic circuit may include a read buffer 2222 and an interface 2223 to communicate with a print apparatus logic circuit.
  • the logic circuitry package 2201 includes a first sensor 2255 to detect an effect of a pneumatic stimulus (and/or pressurization) applied by the print apparatus to the print apparatus component 2212.
  • the component 2212 includes a print liquid outlet 2219 and an air input 2218.
  • the air input 2118 may include a port or socket to receive pressurized air of an air pen of the print apparatus.
  • the air input 2218 is pneumatically connected to the inside of the component 2212, for example through an air chamber and a collapsible/expandable air chamber that are part of a pressure structure.
  • the sensor circuit 2203 may be mounted to a wall of the print apparatus component 2212, in this example an inner surface of the reservoir wall or shell 2225.
  • the sensor circuit 2203 may be defined by thin film circuitry.
  • the first sensor 2255 may be part of a thin film stack that connects to the interface 2223.
  • the sensor circuit is the thin film stack.
  • the sensor circuit 2203 may be the second logic circuit as described in previous examples.
  • the sensor 2255 may comprise an array of nominally the same sensor cells 2214, for example strain gauges.
  • the sensor circuit 2203 may also comprise a print material level sensor 2257 that is part of the same thin film stack.
  • the amount of addressable temperature sensor cells 2216 may be the same as the amount of addressable pressure sensor cells 2214.
  • the print material level sensor may comprise a temperature cell array 2257 (in this disclosure the print material level sensor and the temperature cell array may sometimes be denominated by the same reference number).
  • the print material level sensor 2257 may have an elongate shape and extend along, and/or parallel to, a side and/or front of the reservoir, inside the reservoir, for example vertically in installed condition. In one example the state of a selected cell may depend on a temperature of the cell, as also discussed in WO2017/074342, WO2017/184147, and WO2018/022038.
  • the temperature sensor cell array 2257 may extend along a heater array 2259.
  • the heater array 2259 includes a series of nominally the same heater cells 2215, which may again have the same number of cells 2215, for example resistor cells.
  • the temperature sensor cells 2216, pressure sensor cells 2214 and heater cells 2215 have nominally different characteristics, while within each separate cell array 2255, 2257, 2259 the cells have the same nominal characteristics.
  • the cell arrays 2255, 2257, 2259 are provided on the same substrate, for example a silicon substrate, of the thin film stack.
  • the sensor circuit 2203 may be mounted to a rigid carrier material such as a compound or metal, or, in some instances, may be directly mounted to the cartridge wall.
  • Calibration functions 2209 may include separate or gain amplifier and offset functions, as well as digital to analogue converters and analogue to digital converters, whereby in certain examples different calibration functions may be combined in a single calibration function.
  • the calibration functions 2209 may comprise common calibration logic functions that are configured to calibrate the plurality of different sensor classes and cells based on the input parameter value, for example, one sensor class at a time.
  • the resistor or heater array 2259 is considered one of the calibration functions 2209 of the calibration logic.
  • the decoding logic 2205 may be configured to address cells of the heater array 2259 based on the class and/or sub-class parameters for the temperature sensor cell array 2257, whereby previously set heat time and strength parameters may apply.
  • a sensor circuit 2203 may comprise two cell arrays 2257, 2259 of nominally different cells 2216, 2215, wherein the decoding logic 2205 is configured to address the pairs of cells of these different cell arrays by the same class and sub-class parameters.
  • the decoding logic 2205 is adapted to address the different cells 2216, 2215 of different classes individually/separately.
  • the decoding logic 2205 may facilitate addressing the heaters 2215 and temperature sensor cells 2216 both individually and in pairs. In one example where the heaters and temperature sensor cells are addressed in pairs, the heat parameters (such as power or time) could be set to zero so that there is no effect of the addressed heaters.
  • a heat strength and heat time of each heater is determined by received heater specific calibration parameters, which the decoding logic 2205 is configured to identify and on the basis of which the heaters will operate.
  • a heater strength (e.g., power or gain) calibration function determines a charge applied to each selected heater 2215 based on the input heat power parameter value.
  • a heater time or clock function determines a heat time based on input heat time parameter value. The heater power determines the temperature of the heater 2215, and to some extent the heat time may determine temperature as well.
  • other cell arrays for calibration could be used to stimulate an adjacent sensor cell array, which adjacent sensor cell array may or may not be a temperature sensor cell array 2257.
  • the sensor circuit and/or sensors 2255, 2257 have an elongate shape wherein the length is at least five times, ten times or twenty times greater than a width and/or thickness.
  • the sensor circuit has a greatest dimension along a vertical direction, e.g. parallel to a front face 2251 in an assembled state of the component, so that in use it extends at least partly inside the print material reservoir in contact with the liquid and so that a liquid level drops along the circuit 2203 as the reservoir empties and liquid level can be determined based on cooling characteristics of each cell 2216.
  • the sensor circuit 2203 may include at least three different cell arrays 2255, 2257, 2259 and/or at least two single cells 2271, 2273, each of a different class with different nominal properties, representing at least five cell classes or at least four sensor (cell) classes.
  • a sensor assembly 2200 of the at least four sensor classes and including the calibration functions 2209 and cell arrays 2259, may be part of the elongate, thin film. Using a single sensor assembly 2200 of different sensors 2255, 2257, 2271, 2273 inside the reservoir may facilitate using a print material level sensor in the same assembly 2200.
  • the sensor circuit 2203 comprises sensor classes other than the print material sensor class and pressure sensor class.
  • the sensor circuit 2203 may include at least one diode 2271, and a resistor routing 2273, both nominally different than the first two classes.
  • a third sensor class may be the diode.
  • a fourth sensor class may be the resistor routing.
  • the resistor routing 2273 may function as a crack sensor to sense cracks or deformations in the thin film stack.
  • the diode 2271 may function as an absolute temperature sensor to detect a temperature of the thin film stack.
  • Diodes may have intrinsically less variation than metal resistors in their temperature response, and hence, may be used to determine an absolute temperature.
  • Each of the resistor and diode may consist of single cells.
  • the decoding logic 2205 is connected to each of the cells and is configured to identify class and, where applicable, sub-class parameters, and select each of the sensor classes and, where applicable, cells, for example using a register-multiplexing circuitry arrangement as also discussed in Fig. 17A.
  • the decoding logic 2205 may be configured to associate one of a plurality of classes with a single resistor circuit 2273, that is part of the thin film circuitry including the sensor assembly 2200 and configured to detect cracks in the thin film circuitry.
  • the decoding logic circuit 2205 is configured to associate another one of the plurality of classes with a diode 2271 , which diode is configured to detect an absolute temperature characteristic, for example of (a portion of) the sensor circuit 2203, for example of the sensor assembly 2200 and/or thin film circuitry.
  • this example of a sensor circuit 2203 includes at least four different cell classes such as a sensor 2255 to detect a pneumatic stimulus, a print material sensor 2257, an absolute temperature sensor 2271 and a crack resistor 2273.
  • a pneumatic event applied to the component 2212 may be associated with prime events and pressures as described in earlier examples of this disclosure (e.g., see Figs. 19, 19A and 21).
  • the first sensor 2255 may be adapted to detect a peak gauge pressure of at least approximately 7 kPa, at least approximately 10 kPa, at least approximately 14 kPA, at least approximately 20 kPa, or at least approximately 23 kPA, for example approximately 23.7 kPA.
  • a start-up prime, a print apparatus component change prime, and a printhead channel prime may each be associated with different pressures, whereby the first sensor 2255 may have sufficient resolution to detect these different pressures.
  • the nominally different sensor cell arrays 2255, 2257 of the sensor assembly 2200 may include at least 10, 20, 30, 50, 80, 100, 200 cells 2216, for example approximately 126 sensor cells.
  • the number of cells of these sensor classes may correspond to a stored cell count 2263 (which may be represented by the last cell number (e.g., 125) whereby the number of cells is actually the stored cell count + 1).
  • the cell count 2263 may be stored on a memory 2261 that is part of the sensor circuit 2203, which in this example may be read by a read request to the second address.
  • the sensor circuit 2203 is configured to receive, for example via a second I2C address, a command stream and identify from the command stream, (i) calibration parameters (ii) a class selection parameter to select a cell or cell array 2255, 2257, 2259, 2271, 2273, (iii) at least one sub class selection parameter to select cells 2214, 2216 of the selected array 2255, 2257, and (iv) a read request, whereby the sensor circuit 2203 is configured to, in response to the read request, load a count value into the read buffer 2222, based on the state of the selected cell and using the calibration parameters.
  • the sensor circuit 2203 may be configured to decrease a count value in response to the pneumatic event, using certain operational calibration parameters.
  • operational calibration parameters e.g., 1710
  • a class selection e.g., 1720
  • a sub-class selection e.g., 1730
  • a read request e.g., 1740
  • the logic circuit outputs a count value that is lower than a count value that is output when that same command sequence (e.g., 1710 - 1740) is communicated when no pneumatic stimulus is (or has recently been) applied.
  • the sensor circuit 2203 may be configured to, in response to receiving a class selection parameter associated with a print material level, and each time receiving the same series of sub-class selections, output increasingly more second,“higher” count values and decreasingly less first,“lower” count values as a result of a declining print material level over the lifetime of the replaceable print apparatus component, in correspondence with Figs. 18 and 18 A.
  • the sensor assembly 2200 extends approximately up to a middle of the height of the reservoir 2212A so that a good amount of depletion occurs before any higher count values are returned.
  • the sensor assembly 2200 may extend along a height of the reservoir 2212A.
  • an at least partially filled replaceable component including a logic circuitry package 2201 may be configured to start returning second, higher count values not before the component is already approximately half-depleted, say where less than approximately 50% of the reservoir volume is occupied by liquid, because it may be towards the end of life of the component when the liquid starts uncovering the print material sensor array 2257.
  • the start of these second count values may depend on the height of the sensor array 2257 versus the height of the reservoir 2212A.
  • the logic circuitry package 2201 may include a memory 2261 storing a version ID 2237 associated with the sensor circuit 2203, a R/W history 2265 based on previous and/or last reads/writes to the sensor circuit 2203, and a cell count 2263 related to a last cell or a number of cells of one or more cell classes, amongst others.
  • data 2207-3 indicative of a print material fill amount may be stored on another memory field of the package 2201, for example, in a field that can be updated by a print apparatus logic circuit via the first memory address.
  • This data field 2207-3 may be updated based on a drop count and/or page count as determined by the print apparatus logic circuit, for example before and/or after each print job.
  • This field 2207-3 may correspond to the earlier mentioned“status“-fields (e.g. 1427 or 1527 of Fig. 14 or 15).
  • a print apparatus first establishes a print material level based on the print material fill amount field 2207-3, as updated by the print apparatus, and starts reading the print material level sensor 2257 only after it assumes that sufficient depletion has occurred, for example at a predetermined print material level in the field 2207-3, at which level it is expected that the print material level sensor 2257 may start to be uncovered, whereby the print material level field 2207-3 may be corrected once the sensor circuit 2203 starts returning said second, higher count values based on the print material level sensor readings because the sensor readings may be assumed to be more accurate than drop or page count.
  • the logic circuitry package 2201 may extend at least partly inside the reservoir 2212A whereby at least an interface 2223 to the print apparatus logic circuit may extend outside of the reservoir to connect to the print apparatus serial bus, as can be seen from Figs. 22 and 23.
  • a first logic circuit such as a microprocessor or microcontroller may be mounted to the exterior.
  • routings 2224 extend between the exterior interface 2223, and (part of) the sensor circuit 2203 that extends in the interior of the reservoir 2212.
  • the routings 2224 may extend adjacent a top and front 2251 of the reservoir 2212A of the replaceable print component 2212, for example in a cut-out where the interface 2223 extends, adjacent the interface.
  • the connecting routing 2224 may extend against the inner side wall to which also the interface 2223 is mounted. Said routing 2224 may extend between edges of opposite shells 2225, 2225 A of the component 2212 that define the reservoir’s liquid volume.
  • Seals or other measures may be provided to inhibit leakage of print liquid at the points where the routing extends through the wall, for example, along opposite edges of opposite shells that define the liquid volume. Accordingly, in certain instances, there may be an increased risk of leakage as compared to having no circuitry extending through the wall, in particular during time lapses of increased pressure such as during prime events.
  • the first sensor 2255 may facilitate detecting a potential leakage of the print cartridge 2212, because such leakage could result in a gauge pressure in the reservoir that is lower than a certain threshold during a prime operation, which can be detected.
  • a sensor circuit 2203 could return a higher count value than expected during (or just after) a prime or hyperinflation event, which, for example could be associated with leakage.
  • a gauge pressure of a leaking reservoir 2212A may be below 14 kPA at a certain point in time during or just after an external pneumatic pressure event where normally it should reach a peak above the 23 kPA.
  • Fig. 25 and 26 illustrate alternative embodiments of a logic circuitry package 2501 and logic circuit 2503, with aspects similar to package 1501 of Fig. 15.
  • the logic circuit 2503 may comprise or be part of integrated circuitry such as an application specific integrated circuit, processing circuitry, a microprocessor or microcontroller, etc.
  • the logic circuit may include a single integrated logic circuit or multiple interconnected logic circuits adapted to apply logic functions based on received parameters, to provide a certain output to be validated by a print apparatus logic circuit, wherein the output is not necessarily the result of a measured analogue sensor or cell state, nor is it necessarily related to an actual print liquid level or reservoir pressure.
  • the alternative embodiment may provide for a relatively cheap or simply alternative solution, for different purposes, that is suitable to output responses that are validated by the print apparatus logic circuit.
  • the logic circuit 2503 of Fig. 25 could be devised to include a single integrated circuit that executes certain functions (at least partially) virtually.
  • the logic circuit 2503 may not be equipped with, or connected to, physical sensors.
  • the logic circuit 2503 only includes a first sensor 2555 to detect effects of a pneumatic stimulus and/or to detect a pressurization.
  • different sensors having different functions are provided.
  • the logic circuit 2503 may include integrated circuitry and connections to such sensors.
  • the logic circuit 2503 may include wired or wireless connections to sensors or between different elements of integrated circuitry.
  • the logic circuit 2503 may include sets of instructions 2505A and a processor 2503A to execute the instructions.
  • the decoding function 2505, address function 2505-1, and/or time function 2529 may be embodied by a set of instructions 2505A, for execution by the processor 2503A.
  • some of these functions may comprise dedicated hardware logic.
  • logic circuits may be devised that have both (i) virtual or digital functions, as discussed with reference to Figs. 15, 25 or 26, and (ii) hardwired logic corresponding to other examples of this disclosure.
  • a logic circuit 2503 that replaces certain hardwired logic functions with virtual logic functions may be relatively cost efficient as compared to, for example, logic circuitry packages (e.g., 1302 of Figure 13 A, 400d of Fig. 4E, or 2201 Figure 22 and 24) that include secure microcontrollers as first logic circuits and, as second logic circuits, thin film packages with a plurality of sensor cell arrays.
  • logic circuitry packages e.g., 1302 of Figure 13 A, 400d of Fig. 4E, or 2201 Figure 22 and 24
  • secure microcontrollers as first logic circuits and, as second logic circuits, thin film packages with a plurality of sensor cell arrays.
  • the logic circuit 2503 of Figure 25 or 26 may provide for a back-up solution in case of field failures of those more expensive circuitries including thin film sensor assemblies.
  • Another example logic circuit 2503 of Fig. 25 is relatively easy to manufacture.
  • Another example logic circuit 2503 of Figure 25 may be used with service cartridges that supply service liquids, to service print liquid channels of a print apparatus.
  • Another example logic circuit 2503 of Figure 25 may provide for an alternative logic circuit as compared to logic circuitries including thin film sensor assemblies.
  • the logic circuit 2503 includes an interface 2523 to communicate with the print apparatus logic circuit, for example over a serial bus as explained earlier.
  • the interface 2523 may include four contacts to establish digital I2C communications.
  • the logic circuit 2503 may include a read buffer 2522 to output read values for transmission through the serial bus.
  • the logic circuit 2503 may load a count value into the read buffer 2522 in response to each read request.
  • the read buffer 2522 may be configured to output count values in the output count value range (e.g., a natural number of bytes such as 1 byte. 1 byte corresponds to 0 - 255.).
  • the logic circuit 2503 may be configured to receive communications from the print apparatus logic circuit directed to a default first I2C address, at least after a first power up.
  • the default first I2C address is the address that may distinguish the replaceable print component from other components installed in the same print apparatus.
  • a communication address setting function, or in short, address function 2502, of the logic circuit 2503 may be configured to process an enable command specifying a time parameter (i.e., time period), directed to the first, default I2C communications address of the logic circuitry package, and in response to the command, enable the processing of communications directed to a different I2C communications address for a duration based on the time parameter.
  • a time parameter i.e., time period
  • the different I2C communications address is different than the first address, and different than any of the other first addresses of the other components connected to the serial bus.
  • the different address is the second I2C address, and later, the reconfigured/new address as provided by the print apparatus logic circuit.
  • the address function 2502 of the logic circuit 2503 is configured to identify the enable command specifying the time parameter.
  • the address function 2502 provides that the logic circuit 2503 responds to, or acts upon, subsequent commands directed to a second default address in response to the enable command.“Acting upon” may include the logic circuit 2503 enabling, running, setting, selecting, storing, etc., in response to commands directed to the second address, and in certain instances, responding directly to the print apparatus logic circuit.
  • the default second address may the same for multiple logic circuits 2501 associated with different print material types connected or connectable to the same print apparatus serial bus.
  • the address function 2502 is configured to identify a new address specified in a subsequent command directed to the second default address and to configure the new address as the I2C communication address for the rest of the duration.
  • the address function 2502 may be programmed to reconfigure the second address as often as it is instructed to. In one example, the address function 2502 is
  • the address logic 2502 is configured to respond to communications to the first address and not to communications to the second and/or new address outside of said durations, and to communications to the second and/or new address and not to communications to the first address during the duration.
  • the logic circuit 2503 may include a time function 2529 such as a time or delay function that may be ran to determine the expiry of said time period.
  • a time function 2529 such as a time or delay function that may be ran to determine the expiry of said time period.
  • the time period encoded in an enable command, or an associated duration is used as a parameter for determining the end of the time period using the time function.
  • the time function 2529 includes and/or uses a timer or delay circuit as explained above with reference to Fig. 16.
  • the time function 2529 may be configured to monitor the time or delay circuit to determine the end of the duration, whereby upon determining the end of the duration the address function 2502 again sets the logic circuit 2503 to respond to communications to the first address.
  • a settable delay circuit is, after each enable command specifying the time parameter, set to expire at the end of the duration, whereby upon expiry the address function 2502 switches back to using the first address.
  • the timer or delay function 2529 may be integrated with, or considered part of, the address function 2502 to set communication addresses.
  • the logic circuit 2503 includes a memory 2507.
  • the memory 2507 may include data to relate parameters to outputs, for example at least one LUT 2507-4 and/or algorithm 2507-5 that relate sets of parameters (e.g. class/sub-class/calibration etc.) to output count values, either directly or indirectly. While certain example logic circuits 2503 corresponding to Fig. 25 may not have four or more physical sensor cell arrays or sensor cells of certain other examples of this disclosure, the logic circuit 2503 may still distinguish class and sub-class and other parameters to be able to condition the output in correspondence with what the print apparatus logic circuit can validate. For example, a first class may be associated with different output count values depending on the presence or absence of a pneumatic event.
  • different classes may be associated with certain different operational calibration parameters.
  • certain classes may be associated with smoothly varying output count values, smoothly varying in a certain way, again depending on the calibration parameters or certain characteristics of that class.
  • a second class may be associated with first relatively low count values for certain sub-classes, and after some depletion of the print material has occurred, second relatively high count values with a minimum difference, for example of at least 10 counts, between these first and second count values.
  • identifying classes and sub-classes similar to cell classes and cells, respectively, facilitates outputting a count value, for example using said data (LUT 2507-4, algorithm 2507-5) to relate these sets of parameters to certain outputs that the print apparatus logic circuit may validate.
  • a LUT 2507-4 includes one or more lists or tables to relate input parameters to outputs. In this disclosure, a look-up list is also considered to be encompassed by a LUT 2507-4. In one example, a LUT 2507-4 includes output count values. In another example, a LUT 2507-4 includes intermediate values to be used for relating parameters to output count values, for example after applying a further algorithm 2507-5, decoding function 2505 or randomizer function.
  • a references or addresses related to output count values may be stored in the LUT, associated with combinations of parameters.
  • input parameter values may be represented directly or indirectly (e.g. after a further conversion or calculation) in the LUT 2507-4.
  • algorithms 2507-5 may be used to relate sets of input parameters to output count values.
  • the LUTs 2507-4 and/or algorithm 2507-5 may be encoded in the memory 2507 in any way, for example, scrambled, encrypted, etc.
  • the decoding function 2505 may be configured to identify the parameters and, relate these parameters to certain values in the LUT 2507-4 and/or algorithm 2507-5 to determine the output count value.
  • a LUT may be generated during manufacture based on test cycles of a logic circuitry package of some of the other examples of this disclosure (e.g., 1302 of Figure 13A, 400d of Fig. 4E, or 2201 Figure 22 and 24), whereby many or all combinations of input parameters may be related to output count values that the print apparatus validates.
  • the LUTs or lists 2507-4 may also relate time parameters to certain durations for responding to communications to the first versus the second or new address.
  • algorithms 2507-5 may be used to relate time parameters to certain durations for responding to communications to the first versus the second or new address.
  • multiple adjacent time parameters could be related to a single duration for switching address.
  • the LUT 2507-4 and/or algorithm 2507-5 can relate one duration to a plurality of time periods. In certain examples, there is a direct correlation between time periods and associated durations.
  • a decoding logic function 2505 is configured to identify, from a command stream, time parameters, address parameters, calibration parameters, class selection parameters, sub-class selection parameters and/or other parameters, to determine a corresponding output count value based on each of these parameters, for example using the LUT 2507-4 or parameters 2507-5.
  • the logic circuit 2503 is configured to render the lowest or highest output count value for certain calibration parameters; and output an“in-range” count value between and/or at distance (e.g. at least one count) from the lowest and highest output count value for certain other, operational, calibration parameters.
  • in-range count values are count values in a range of count values having at least one count distance from the lowest and/or highest count values of the range.
  • the LUT 2507-4 and/or algorithm 2507-5 may be configured to associate different calibration parameters with a different output values for the same other parameters, to the extent that the output count values are in-range.
  • the LUT 2507-4 and/or algorithm 2507-5 may be configured to associate different sub-class parameters with a different output values for the same other parameters, to the extent that the output count values are in-range. As explained already, it may be that for certain low amplifier parameter values in-range count values may be output for both the first and second class based on the same operational parameters including the low amplifier parameter, but generally, first operational parameters may apply to a first class and different, second operational parameters to a second class.
  • the decoding function 2505 may be configured to identify, from different received commands, different calibration parameter functions, and for each of these calibration parameter functions, corresponding calibration parameter values.
  • the logic circuit 2503 may condition the output based on the calibration parameter values in a way that is different for each corresponding calibration parameter function. For example, a (change in an) offset parameter value may have different effect on the output than a similar (change in an) amplifier parameter value.
  • the decoding logic function 2505 may be configured to identify an offset and an amplifier parameter, whereby the logic circuit 2503 may be configured to change the output based on the offset parameter by an amount that is a function of the amplifier parameter.
  • the output may be based on a stored LUT and/or algorithm, while in certain hybrid examples physical reference cells could be used to help generate the output.
  • the decoding function 2505 may identify (sub-)class parameter functions and (sub-)class parameter values, and the logic circuit 2503 may condition the output accordingly.
  • the LUT 2507-4 and/or algorithm 2507-5 may be configured so that, for a range of changing not-operational calibration parameters associated with the same class and sub-class, the associated output values remain the highest or lowest output value, that is, without changing, because these different not-operational calibration parameters are not associated with in-range values.
  • the logic circuit 2503 may be configured to, in a series of command-responses, vary in range count values for different sub-class parameters (i.e. different sub-class parameter values), wherein other parameters including certain operational calibration parameters and a class parameter were last communicated before that series of command-responses.
  • the varying in-range count values may approximately correspond to the different count values for different cells of Fig.
  • the logic circuit 2503 is configured to output the same in-range count values in response to certain class parameters and operational calibration parameters, e.g. along a straight horizontal line in Fig. 18 or 19, within the respective sub-range (e.g. 1890-4, 1890-2 or 1990-4), or having regular variations such as along a straight sloped line without noise or random deviations, also within the sub-range.
  • the circuit may be adapted to output varying count values for the first class and the same count value for different sub-classes for the same second class.
  • the decoding function 2505 and/or LUT 2507-4 may be configured to associate certain classes with a plurality of sub-classes, analogous to a first sensor 2255 and second sensor 2257 of Fig 24.
  • the decoding function 2505 and/or LUT 2507-4 may be configured to associate certain classes with a single sub-class or with no sub-class, analogous to single cell classes 2271, 2273 of Fig. 24.
  • the logic circuit 2503 may include a field or data portion 2565 storing a read/write history associated with read or write actions associated with said second or new address.
  • the logic circuit 2503 may be configured to update the R/W history after subsequent writes and/or commands that specify the second and/or new address and a parameter (e.g., per the first field of Fig. 16A).
  • the logic circuit 2503 may be configured to encode the R/W history in a way that is different than how the function and/or value of the respective command is encoded.
  • the logic circuit 2503 may be configured to update the history data field 2565 after each respective read/write session, using an algorithmic function that may be partly based on the contents of the read/write session and/or other variables, which algorithmic function may be some form of bit scrambling, as explained with reference to the second validation above.
  • algorithmic function may be some form of bit scrambling, as explained with reference to the second validation above.
  • the logic circuit 2503 may load the R/W history value in the read buffer 2522, whereby the data is differently encoded than the output count values associated with the other commands/parameters.
  • the logic circuit 2503 comprises a first sensor 2555 and/or a second sensor 2557.
  • the first sensor 2555 may be suitable to detect a pneumatic stimulus (e.g., in use, located near an air input of the component) and may be any of the first sensors mentioned in this disclosure, for example as described with reference to Fig. 21.
  • the first and/or second sensor may be a single cell sensor or a sensor cell array of multiple cells.
  • a signal from the first or second sensor 2555, 2557 may be another parameter as input for determining an output count value, for example using the LUT 2505-4 or algorithm 2505-5.
  • the first or second sensor 2555, 2557 may be consulted upon identifying a corresponding first or second class parameter. When a class parameter selects a second class, a print material level sensor 2557 and/or a data field 2527 may be consulted, and when a class parameter selects a first class, the first sensor 2555 may be consulted.
  • the memory 2507 includes a print material level field 2527.
  • the print apparatus updates that field 2527 as a function of printed pages or drops while extracting print material from the print component.
  • the data of field 2527 can be associated with print material level data.
  • the logic circuit 2503 may, upon identifying a corresponding (hereafter: second) class, determine output count values based on the print material level field 2527.
  • the logic circuit 2503 may be configured to start returning second, higher count values for (e.g., initial) sub-classes of the second class after determining that the level in the field 2527 has passed a certain threshold 2590.
  • the logic circuit 2503 may return only relatively low, first count values until the field 2527 reaches said threshold 2590 whereby the logic circuit 2503 may not include the second sensor 2527.
  • the print apparatus may not be able to validate the logic circuit responses after such point.
  • the print apparatus component may require replacement at or before such point, whereby in certain examples the depleted print material may still be substantial (for example half a volume of a certain reference extra-large cartridge volume, as represented by a product ID in the memory 2507) so that the component has a useful life.
  • the second sensor 2557 for detecting a change of print material level can be an analogue electrode or optical sensor or the like, adapted to determine a print material level change, whereby the detected level can be used as input parameter P2 for the LUT 2507-4 and/or algorithm 2507-5 (also see Fig. 26).
  • the second sensor 2557 is a carriage movement sensor (e.g. accelerometer) to sense carriage movements, on the basis of which certain print material level data may be estimated, so that a number of carriage movements may serve as input parameter for the LUT 2507-4 and/or algorithm 2507-5, since the number of carriage movements may be correlated with a number of printed pages, and hence a print material level.
  • the logic circuit 2503 may start using signals of the second sensor 2557 only when the value in the field 2527 has passed a certain threshold 2590.
  • the logic circuit 2503 is adapted to, during exhaustion of print material in a print apparatus component (which exhaustion in one example may be determined by monitoring updates of the print material level field 2527), in response to identical sub-class selection parameters associated with the second class, received at different points in time, output first lower count values (e.g., points on line 1894 of Fig. 18) and later higher count values (e.g., points on line 1893 of Fig.
  • the higher count values of the higher line 1893 may be output after determining that a certain amount of depletion has occurred, for example on the basis of the field 2527 and the threshold 2590. For example, some of the higher count values 1893 may be output when the logic circuit 2503 determines that the status field 2527 passes the threshold 2590.
  • the logic circuit 2503 may include the first sensor 2555 to detect the effect of a pneumatic stimulus, such as a prime or hyperinflation event, as explained in various earlier examples.
  • the sensor 2555 may detect when air is blown to the replaceable component.
  • the sensor may be applied in or near the air input, or in or near a print liquid output.
  • the sensor 2555 may be mounted on the exterior of the component to detect a wall deflection.
  • the sensor 2555 may be connected to a pressure structure to detect the pneumatic event through component pressurization.
  • suitable first sensors 2555 are explained throughout this disclosure, for example with reference to Fig.
  • the first sensor 2555 may be adapted to generate a signal associated with a presence or absence of a pneumatic stimulus, and/or a pressure condition of the reservoir.
  • Certain example print apparatus components may work in the print apparatus without an air input through-port or pressure structure, that is, these example components may function without the external pressurization induced by a print apparatus air output pen.
  • these components may be provided with a clearance to clear a print apparatus air pen.
  • the first sensor 2555 may be provided near or at the clearance, or be alternatively connected to the clearance, to sense air being blown towards the replaceable print apparatus component by the print apparatus through the print apparatus air pen.
  • the logic circuit 2503 may be connected to the first sensor 2555 and may be configured to, upon receiving and identifying a parameter selecting a first class, consult the sensor 2555.
  • the sensor signal may facilitate determining a presence or absence of the pneumatic stimulus and/or determine a certain pressure condition of the reservoir, which may in turn serve as another parameter to generate the output.
  • the logic circuit 2503 may be configured to, upon selecting the first class and receiving a subsequent sub-class selection (and read request), output a relatively low count value when the sensor 2555 generates a signal associated with the pneumatic event, and, upon receiving the same sub-class selection, at an earlier or later point in time, output a relatively high count value when the sensor 2555 does not generate the signal associated with the pneumatic event or when it generates a different signal, associated with the absence of a pneumatic event.
  • the logic circuit 2503 may select an output count value using the LUT 2507- 4 and/or algorithm 2507-5 based on the detected presence or absence of the pneumatic stimulus, whereby the presence or absence may function as another parameter P2 for determining the output count value.
  • Fig. 26 illustrates how one example of the logic circuitry package 2501 may include the first sensor 2555 and/or second sensor 2557 and use their output as parameters PI, P2, associated with pneumatic effects and/or print material depletion, respectively, as input, alongside other input parameters sent digitally by the print apparatus such as calibration parameters CPI, CP2, class selection parameters CS and/or sub-class selection parameters SCS, to generate the output value CV.
  • the logic circuit 2503 has only a first sensor 2555.
  • the output count values CV may be generated using the LUT 2507-4 and/or algorithm 2507-5 whereby said parameters PI, P2, CPI, CP2, CS, SCS may be used as input.
  • the logic circuit 2503 may include certain reference or“dummy” cells and/or cell arrays 2581A, for example to load data or signals of the print apparatus command stream and/or to provide for certain analogue characteristics of cells that the print apparatus may validate, such as parasitic resistance, noise or certain other not-nominal characteristics.
  • the reference cells may be used to determine variations between cells.
  • the logic circuit 2503 may include a randomizer function, for example to apply fuzzy random variables. Both the reference cells and/or the randomizer function are indicated by a circuit block 2581. These functions 2581 may modify output count values so as to mimic certain analogue characteristics.
  • reference or dummy cells may be used just to load the input bitstream or to facilitate testing by the print apparatus logic circuit.
  • the reference or dummy cells may include different resistors of different nominal characteristics, at least one diode, or other cells. Reference or dummy cells may be provided in the same amount of classes and/or subclasses as the examples discussed elsewhere in this disclosure (e.g., with reference to Fig. 16, 17, 24).
  • the decoding function 2505 may include memory arrays such as shift registers similar to earlier explained decoding logic (e.g., 1605 of Figure 16 or 2205 of Figure 22), hereby the LUTs 2507-4 and/or algorithm 2507-5 may still be used to determine the output count value in a virtual fashion.
  • Fig. 27A and 27B illustrate diagrams of another alternative embodiment of a replaceable print apparatus component 2704 in two different states.
  • Fig. 27A represents a filled state of a reservoir 2712 of the component 2704, for example where the reservoir 2712 is filled with liquid yet with a fraction of air inside, which is difficult to prevent.
  • An output 2719 of the reservoir 2712 may be sealed, at least before installation.
  • Fig. 27B represents an approximately exhausted state of the reservoir 2712, for example where most or all liquid has been extracted by the print apparatus for printing, whereby the seal of the output 2719 may have been opened at installation.
  • a small amount of stranded liquid may be present in Fig. 27B, for example of a fraction of a gram, or a few grams.
  • the component 2704 comprises an integrated circuit or logic circuitry package 2701 including at least one logic circuit that comprises a memory 2707.
  • print liquid characteristics or a print liquid status stored on the memory 2707 includes a gauge value, in this example, a gauge counter value or counter.
  • a re -writable gauge counter value comprises an initial value 2121 A in Fig. 27A, corresponding to a relatively high weight of print liquid, and an updated value 2727B in Fig. 27B corresponding to a further exhausted state with less print liquid in the reservoir 2712.
  • the initial gauge counter value 2121 A is encoded as a zero whereby the value is updated to increase as print liquid is extracted from the reservoir 2712.
  • the print apparatus logic circuit may use a table or scale factor to estimate a print liquid weight based on the counter value 2121 A, 2727B.
  • the memory 2707 stores a reservoir type value and/or print liquid weight value 2715, which are values to be read by the print apparatus logic circuit to determine an expected initial print liquid weight. These values may be fixed.
  • the initial expected print liquid weight of the print liquid can be determined by the print apparatus logic circuit by reading that value 2715 and using a(nother) table or scale factor stored on the print apparatus-side to convert to the expected weight.
  • this alternative embodiment has an actual/real weight of the print liquid in the reservoir 2712.
  • the real weight is less than the encoded weight, that is, less than the weight as expected/estimated by the print apparatus logic circuit based on the reservoir type value or print liquid weight value 2715.
  • the (i) reservoir type value or print liquid weight value and (ii) real print liquid weight may be adapted so that a majority of compatible print apparatus logic circuits calculates an expected print liquid weight value based on the reservoir type value or print liquid weight value 2715 that is higher than the real print liquid weight in the reservoir 2712, for example 5, 10, 20, 40 or even 50% higher.
  • One effect of the expected weight being higher than the actual print liquid weight is that a user may consume most or all of the print liquid in the reservoir 2712 before the print apparatus logic circuit starts querying print liquid level sensors, such as the sensors discussed elsewhere in this disclosure, referring for example to figures 4A, 4E, 14, 16, 17A, 22, 24 and corresponding reference numbers 410, 446, 1455/1457, 1657, 1757, 1857/1859,
  • this alternative embodiment of a component 2704 and/or logic circuitry package 2701 may supply print liquid to the print apparatuses without having the liquid level sensor cells, preventing high amounts of stranded liquid in the reservoir 2712 at the point when these compatible print apparatus logic circuits cannot validate the logic circuits because they cannot query the logic circuit anymore because of the absence of the print liquid sensor cells.
  • the liquid fill indicated by the gauge and weight values 2727, 2715 is more than the actual print liquid weight inside the reservoir 2712, for example significantly more.
  • said (i) reservoir type value or print liquid weight value 2715 and (ii) the real print liquid weight in the reservoir 2712 are adapted so that at exhaustion the updated gauge counter value 2727B in the memory 2707 converts to a print liquid weight that is more than the real print liquid weight for the majority of compatible print apparatus logic circuits.
  • approximately zero grams of real print liquid may be left in the reservoir, whereby approximately" may be understood as including a fraction of a gram or for example 10% or less of the initial liquid weight at installation.
  • the gauge counter value 2727B has been updated during or after respective print jobs leading to said exhaustion, by the print apparatus logic circuit.
  • the stored weight or type value 2715 may be set to a value that compatible print apparatus logic circuits associate with a highest available print liquid weight level, and on the other hand, the real print liquid weight may be adapted so that for the majority of print apparatus logic circuits there will be only a small amount of stranded liquid left once the print apparatus detects the error, whereby the error can be detected, for example, based on one of (i) the lacking print liquid (temperature) sensors described in other examples of this disclosure or (ii) a print apparatus cross-chamber sensor running dry.
  • a print apparatus cross-chamber liquid sensor may be provided in a print liquid cross chamber of the print apparatus between the liquid component and a printhead as a safety mechanism to avoid printheads running dry, and as a consequence, breaking.
  • the right amount of print liquid in the reservoir 2712 may be determined based on repetitive execution of test print jobs so that the alternative component 2704 of this example, for the majority of print apparatuses and/or print job series, does not end up with too much stranded liquid before these print apparatuses return an error, while until that time facilitating printing.
  • the (i) reservoir type value or print liquid weight value 2715 and (ii) real print liquid weight are adapted so that at said exhaustion the converted weight based on said value 2715 is more than 5% or more than 10% or more than 20% of the real print liquid weight, whereby exhaustion may correspond to a real print liquid weight of a fraction of a gram or just a few grams, or less, and whereby these conditions may apply to the majority of cases.
  • the memory 2707 of the component 2704 stores at least one of an intermediate gauge value 2740 and an intermediate remaining gauge value 2750.
  • the intermediate gauge value 2740 may represent an expected maximum liquid consumption until the liquid level is expected to drop at or below a first sensor cell (again, referring back to examples in this disclosure including Figs. 4A, 4E, 14, 16, 17A, 22, 24 and reference numbers 410, 446, 1455/1457, 1657, 1757, 1857/1859, 2257/2259).
  • the first sensor cell has a sub-class ID of zero.
  • IDs, class IDs and sub-class IDs in commands may correspond to class and sub-class parameters as described throughout this disclosure.
  • the intermediate remaining gauge value may represent a remainder liquid weight or level at said first sensor.
  • the values 2740, 2750 may be read by the print apparatus logic circuit even where this alternative embodiment may not be provided with the sensor. Contrary to the gauge counter value, these intermediate gauge values are not updated by the print apparatus logic circuit. These values are fixed.
  • the values 2740 are fixed in that they are stored in a read-only field and/or digitally signed. These values may be part of a list of values that is part of a digital signature in the memory 2707. Both a read-only mode and a digital signature may inhibit changing these stored values 2740, 2750 throughout the life of the component.
  • the sum of these values 2740, 2750 may represent a maximum total liquid fill of the components associated with these values 2740, 2750 and/or associated with the logic circuitry package discussed in this disclosure.
  • the initial real print liquid weight (Fig. 27 A) may be less than the sum of the fixed intermediate gauge value 2740 and the fixed intermediate remaining gauge value 2750 multiplied by a scale factor that the print apparatus logic circuit applies.
  • These intermediate gauge values 2740, 2750 may be numbers encoded in a binary fashion (that is, in some examples, before appling the digital signature), so that after unsigning the data, and applying the scale factor, the expected associated weights are obtained.
  • the scale factors could be 0.1, 0.2, 0.01, 0.02 0.05, etc. For example where the intermediate gauge value is 5000 and the scale factor is 0.01, the expected maximum print liquid weight to be extracted until the liquid surface level reaches the first sensor is 50 gramms.
  • the real print liquid weight in the reservoir can be
  • this alternative embodiment may be construed by basically mimicking or copying an original (e.g., large-sized) print liquid component and a corresponding first logic circuit (e.g., 402b, 402c, 402e of Figs. 4B, 4C, 4E, resp.) of a logic circuitry package, and basically leaving out a part of the (sensor) circuitry of the second logic circuit (e.g., 406a, 402b, 406c of Figs. 4B, 4C, 4E, resp.), and underfilling it so that between approximately 50% and 90% of the enclosed internal volume of the print liquid reservoir 2712 comprises print liquid and the rest air.
  • the logic circuitry package of the alternative embodiment of Figs. 27A and 27B may be applied to an exterior of the component 2704, or at least not in the interior of the reservoir 2712 and not contacting the print liquid.
  • print apparatus logic circuits may apply certain margins before identifying a missing sensor in a component without sensors. That is, additional print liquid may be extracted, even where based on the determined expected print liquid weight a first sensor should have already returned a reading, before the print apparatus logic circuit internally or externally returns an error.
  • the at least one logic circuit of the component may be configured to return digital count values corresponding to wet sensor cells (as explained in earlier examples).
  • commands to quiery the sensor cells may include mode commands and sub-class IDs (also referred to as sub-class parameters or cell IDs in other portions of this disclosure).
  • the at least one logic circuit can be configured to, upon receiving, via the interface, commands comprising a first and second mode command and a series of sub-class IDs, output, for each sub-class ID, a corresponding first and second count values for the first and second mode, wherein, when calculating a delta value between the first and second count value of each sub-class ID, there is a relatively small difference between delta values of consecutive sub-class IDs.
  • the small differences indicate that the liquid level has not yet reached the top sensor cell.
  • a liquid level over the sensor cell array may be determined based on a step change or relatively large difference between said delta values.
  • the differences between the delta values of consecutive sub-class IDs can for example be less than 11 or less than 5 or less than 2 (depending on chosen settings or accuracy), where, vice versa, a step change or relatively large difference may be associated with a jump of at least 11 , 5 or 2, respectively.
  • This allows for the alternative embodment to output relative flat digital outputs for all received sub class IDs without needing a sensor.
  • Figs. 28A - C left sides, illustrate graphs that plot output count values along a vertical axis associated with each sensor cell 0 to 125 on the horizontal axis, similar to Fig. 18.
  • the graphs may be associated with sensor arrays comprised of heaters 416 or 1815 and corresponding temperature sensor cells 414 or 1816 as explained in earlier examples of this disclosure such as Figs. 4B and 18 A, respectively.
  • Fig. 28 A, left side illustrates temperature sensor cell outputs when corresponding heaters are not heated, that is, in an unheated mode.
  • Fig. 28B left side, illustrates temperature sensor cell outputs when corresponding heaters are heated, that is, in a heated mode, similar to Fig. 18.
  • 28C left side, illustrate the delta values representing the differences between output count values of the heated and count values of the unheated mode, associated with the same sensor cell ID for the series of cell IDs 0 - 125.
  • a noise or variation inherent to the sensor cells may be cancelled, at least to some extent, which may result in more reliable sensor cell readings as compared to using solely heated mode outputs like Fig. 18 or 28B.
  • Using delta values between count values of different modes instead of single count values for determining a liquid level with the heater-temperature sensor combinations of Figs. 4B, 18A and 28 A- C may reduce a risk of confusing inherent cell variation related to different electrical characteristics with a step change SC in the outputs related to a transition between wet and dry.
  • a replaceable print apparatus component and/or logic circuitry package is provided that is configured to generate digital outputs that the print apparatus logic circuit associates with valid sensor cell readings.
  • the right side of each Fig. 28A and B illustrate how each count value for each respective heated and unheated mode could be digitally emulated by an alternative digitally emulated embodiment, leading to a similar delta value graph for each associated ID as illustrated by the right side of Fig. 28C, which may be accepted by the printer as valid.
  • first and second mode instead of an unheated and heated mode, respectively, which first and second mode are determined by the first and second mode commands, respectively, which are initially intended to instruct the heaters but in this alternative scenario there are no heaters.
  • the alternative embodiment of the logic circuitry package may be configured to execute the method steps illustrated by the flow chart of Fig. 29. Reference will be made to elements of Fig. 28.
  • the at least one logic circuit of the logic circuitry package may receive commands including a series of sub-class IDs (block 2900), such as for example all or part of the sub-class IDs 0 - 126.
  • the commands include a first mode or a second mode command for each sub-class ID.
  • the at least one logic circuit may output first count values (e.g., see Fig. 28 A, right side) subsequent to the first mode command and a series of sub-class IDs, and second count values (e.g., see Fig.
  • the entire series of sub-class IDs may be 0 - 125 whereas the first sub-series 2800 of consecutive sub-class IDs may be 0 - 25 and the second sub series 2810 may be 26 - 125 at a certain point during print liquid exhaustion.
  • the mode commands may be heater calibration parameters as discussed earlier in this disclosure.
  • the sub-class IDs may be communicated to the logic circuit in separate commands subsequent to the mode commands whereby the logic circuit’s response may depend on the preceding first or second mode command.
  • the commands comprise a first mode command and the series of sub-class IDs, and then a second mode command and the series of sub-class IDs.
  • the at least one logic circuit may be configured to, at a certain point during partial exhaustion, output first count values in response to the first mode command and the sub-class IDs, and output second count values in response to the second mode command and the sub-class IDs, whereby the resulting delta values should correspond to a liquid level as expected by the print apparatus logic circuit.
  • the at least one logic circuit is configured to, in a partially filled state and while the component outputs print material, gradually change the sub-class ID associated with the relatively large difference (e.g., sub class ID 25 and 26) so that the number of sub-class IDs of the first sub-series 2800 gradually increases and the number of sub-class IDs of the second sub-series 2810 gradually decreases.
  • This may be associated with a decreasing liquid level. Projecting this to Fig. 28C, right side, this means that the step change SC moves towards the right in the graph of Fig.
  • the logic circuit may include a memory storing a LUT or algorithm. Based on input parameters including at least one of a print liquid status field (e.g. 1427, 1527) that may be a gauge counter value; a stored number of print jobs, pages or drops as uploaded to the memory by the print apparatus logic circuit; one or more power-ons of the logic circuit; a number of communications with the logic circuit by the print apparatus logic circuit; specific communications by the print apparatus logic circuit (e.g., to derive start or completion of print jobs); and a time clock (e.g., date, time), the step change may be gradually shifted from one sub-class ID to the other, so that the print apparatus logic circuit may accept these values.
  • An acceptable gradual shift frequency may be determined by testing the components in a print apparatus logic circuit so that it will work in the majority of print scenarios associated with the print apparatus.
  • the relatively large difference SC can be associated with a sub-class ID between and/or at a corresponding end 2830, 2840 of one of the first sub-series 2800 and the second sub-series 2810. While in the aforementioned example each sub-class ID 25 or 26 represents such end 2830 or 2840, respectively, in another example the step change SC may span one, two or three sub-class IDs between said ends 2830, 2840 of the sub-series 2800, 2810, respectively, corresponding to a real- world scenario where certain intermediate cells may be partly wet but not completely doped and provide for a smaller step change between subsequent cells near the print liquid surfac. Also in figures 28B and C the ramp representing said step change SC between the first and second sub-series of sub class IDs 2800, 2810 spans one or more sub-class IDs between the first and second sub-series 2800, 2810.
  • the real sensor cell array may span only a part of the height of the liquid reservoir.
  • the alternative embodiment may emulate wet sensor cells for the first part of the used lifetime of the component.
  • the at least one logic circuit is configured to, between a filled and approximately half-filled state of the reservoir, output first and second count values so that there is a relatively small difference between the delta values of consecutive sub-class IDs of the series of sub-class IDs, that is, all the queries sub-class IDs.
  • the line is horizontal, that is, the delta values for all queried sub-class IDs are zero.
  • strain gauge array may be addressed through a first class ID
  • a print material temperature sensor resistor array may be addressed through a second class ID
  • a temperature diode may be addressed through a third class ID.
  • the logic circuit of this alternative embodiment may output the count values in response to the first and second mode commands and sub-class series subsequent to receiving a second class ID.
  • the logic circuit may be configured to, upon receiving a second class ID, digitally generate these digital count values without consulting a sensor
  • the at least one logic circuit may be configured to, upon receiving a first class ID preceding the sub-class IDs, output lower count values when a presence of a pneumatic stimulus is detected as compared to higher count values when no presence of a pneumatic stimulus is detected.
  • the logic circuityr package may include a sensor to detect an effect of a pneumatic stimulus.
  • the logic circuitry package includes a sensor cell to detect a temperature, wherein the logic circuit is configured to, upon receiving a third class ID, condition the output digital count value depending on a state of that temperature sensor cell.
  • Another alternative embodiment concerns an integrated circuit or at least one logic circuit 3003 configured to listen and/or respond to communications over the I2C serial bus 3010, an example of which is diagrammatically illustrated in Fig. 30.
  • the logic circuit 3003 is configured to monitor and respond to print apparatus commands directed to multiple first default and/or reconfigured I2C addresses that would normally be associated with multiple different logic circuitry packages of different components of different print material types per several of the earlier mentioned examples.
  • Such at least one logic circuit 3003 is configured to respond to commands directed to a plurality of different I2C addresses, for example including at least one first default address, a second default address (which is the same for different components as explained above) and a plurality of reconfigured I2C addresses (as explained above, the second default addresses which are the same for the different original logic circuitry packages can each be reconfigured to different reconfigured addresses by the print apparatus logic circuit).
  • the logic circuit comprises at least one sensor type 3055 and is configured to, in response to a command(s) to a reconfigured address, use the at least one sensor type 3055 to detect an effect of a pneumatic stimulus and/or a temperature change, and respond to the command(s) based on the sensor signal(s), and, in response to similar commands to another reconfigured address, respond with the same values and/or using the same at least one sensor 3055.
  • the monitoring/listening/responding to commands and responses to different addresses may facilitate using one logic circuitry package or replaceable component 3002X having at least one sensor 3055 and another component 3002Y without such sensor, while allowing that both components 3002X, 3002Y can supply their respective print materials 3012X, 3012Y of different types to the print apparatus 3000.
  • the at least one logic circuit may be configured to monitor commands directed to a plurality default first I2C addresses that the print apparatus initially associates with different microcontrollers for different replaceable print apparatus components, and monitor commands directed to a plurality of reconfigured addresses that the print apparatus associates with a plurality of sensor arrays for the different components.
  • the logic circuit is configured to respond to, and with, cryptographically authenticated communications to a plurality of first default I2C addresses, for example emulating a plurality of first logic circuits.
  • the logic circuit may further be configured to respond to a class or sub-class ID over a different address (e.g., a new, reconfigured address) with at least one first digital count value, use a sensor signal output (e.g.
  • the at least one sensor of the logic circuit may include at least one of a sensor to detect an effect of a pneumatic stimulus and a sensor to detect a temperature change whereby in one or both sensors the sensor signal output includes a voltage.
  • the logic circuit 3003 comprises the at least one sensor 3055 and, for example, an analog-to-digital converter to output the digital values based on the used analog sensor signal.
  • the logic circuit 3003 may be configured to authenticate
  • the logic circuit 3003 may store different authentication keys 3041.
  • the logic circuit 3003 may be configured to generate a separate session key 3041 for communication sessions associated with a different first default address, e.g., with different component 3002Y.
  • the logic circuit may function as different first logic circuits as mentioned earlier in this disclosure.
  • the at least one logic circuit may be configured to respond to commands to the second and/or reconfigured I2C addresses upon receiving the time parameter commands (i.e., time period commands), each time parameter command including the same or a different time period (i.e., time parameter) for the different first default addresses.
  • the at least one logic circuit may be configured to respond to commands to the second and/or reconfigured I2C addresses for durations associated with the respective received time parameter, whereby the time parameters associated with the different (first default and/or reconfigured) addresses may be different or the same.
  • the logic circuit may be configured to, in response to commands including a class and/or sub-class ID to a plurality of different addresses, output at least one digital count value for each different address and the same ID which count value is conditioned by the same sensor.
  • the at least one logic circuit may be configured to respond to commands to a reconfigured I2C address, upon receiving a time parameter command via one first default I2C address and subsequently the first I2C reconfigured address via a second default I2C address, for a duration associated with the time parameter of the time parameter command.
  • the logic circuit may be configured to, in response to commands including a class and/or sub-class ID to a plurality of different addresses, output at least one digital count value for each different address conditioned by the same sensor.
  • the at least one logic circuit may be configured to relate and at least temporarily store different time parameters for different first and/or reconfigured addresses to respond to commands to each second/reconfigured address for only the corresponding duration whereby the durations may be different.
  • the durations may overlap, that is, run parallel at the same time.
  • the logic circuit may be configured to respond to commands to different reconfigured addresses consecutively, e.g., whereby the response may be conditioned by the same sensor. Responding to commands to different reconfigured addresses may occur within a single duration, for example associated with one of the time parameters communicated via one of the first default addresses.
  • the logic circuit may be configured to monitor commands to the different reconfigured addresses and respond to each of these addresses. For that duration the logic circuit 3003 may cycle the same sensor-based responses, in response to commands to different reconfigured addresses, emulating different replaceable components.
  • Another effect of a pneumatic stimulus may comprise an interruption 3182 in a bit- / communication stream frequency 3180 over the interface of the logic circuit. It was found that, when the print apparatus logic circuit activates a pump or other component, this activation may absorb power or other resources of the print apparatus logic circuit that cause a data/clock stream interruption in an otherwise relatively constant bitstream over the I2C bus.
  • the interruption can be a pause in data bits or clock pulses or a significant change or decrease in the frequency of the stream of these data bits or clock pulses.
  • the logic circuit of this example is configured to detect such interruption.
  • the communication stream frequency 3180 is determined by one or both of the I2C clock and/or data signals.
  • the clock pulse wave 3188 is illustrated above the data wave 3190.
  • wave blocks 3192 can be seen that are interrupted by small pauses 3194, which relates to a DA/ AD sensor conversion or another internal process on the logic circuit as part of full command-response (e.g., read) event 3184.
  • small pauses 3194 which relates to a DA/ AD sensor conversion or another internal process on the logic circuit as part of full command-response (e.g., read) event 3184.
  • the small inter communication pause 3194 no communication takes place between the logic circuit and the print apparatus logic circuit.
  • the longer interruption 3182 as caused by pump activation is longer than these more regular small pauses 3194.
  • the logic circuit can be configured to monitor one or both of the clock and data signal frequencies to detect the interruption 3182, whereby monitoring these signals includes monitoring any of the data bit pulses, clock pulses and small pauses 3194, or any regular signal as a consequence of the I2C clock and data signals 3188, 3190. Accordingly, in certain alternative embodiments the at least one logic circuit can be configured to monitor the bitstream frequency 3180 in order to detect the interruption 3182 and derive from that a presence of a pneumatic stimulus. The interruption 3182 can be seen as an unintended effect of the pneumatic stimulus alongside the intended pressurization effect.
  • the logic circuit associated with Fig. 30, may, similar to Fig. 27, be configured to generate the output using any of LUTs 2507-4 and algorithms 2705-5 whereby an input parameter PI can be a state of the communication frequency.
  • the detected interruption 3182 may condition the parameter PI.
  • the parameter PI may condition the output in addition to other parameters including the class ID, sub-class ID, calibration parameters, etc, whereby the logic circuit may use said LUT and/or algorithm.
  • the parameter PI related to the detected frequency interruption 3182 may replace a sensor signal of a sensor to detect a pneumatic stimulus as described in earlier examples.
  • the command-response structure of this alternative embodiment may correspond to earlier embodiments of earlier examples.
  • the first and second digital count value outputs conditioned by the interruption 3182 may be preceded by time parameters, address parameters, calibration parameters, (first) class parameters, etc. as discussed throughout this disclosure. Similar features need to be present in the logic circuit of this alternative example.
  • the logic circuit of this alternative example may be included in any of the example logic circuitry packages, processing circuitries, integrated circuits and other logic circuits mentioned in other examples of this disclosure.
  • the logic circuit is configured to respond to sub-class IDs with first digital count values, monitor a bitstream frequency 3180 over the communication interface, detect an interruption 3182 with respect to a relatively constant frequency 3180, and, upon detecting the interruption 3182, and in response to the same sub-class IDs, output second digital count values different than the first digital count values.
  • the first digital count values are associated with an absence of a pneumatic stimulus and the second digital count values are associated with a presence of a pneumatic stimulus, at least by the print apparatus logic circuit.
  • a sensor array such as discussed with reference to Fig.
  • the different sub-class IDs would be associated with a logic circuit including strain gauge cells, which logic circuit generates first digital values in an unpressurized condition of the component and second digital values in a pressurized condition of the component as conditioned by these strain gauge cells.
  • the alternative embodiment of this example may use the detection of significant gap or delay in otherwise relatively constant I2C communication frequencies to detect a pneumatic stimulus so that a sensor for detecting the pneumatic stimulus can be omitted.
  • logic circuits can be configured to detect interruptions or delays to communication bitstream frequencies and output a valid digital value using the detected interruption, wherein the interruption is not related to the pump activation but to another print component or event.
  • the logic circuit can be configured to, upon receiving the sub-class IDs, output lower count values when the delay 3182 is detected as compared to higher count values when there is a relatively constant frequency 3180.
  • the lower count values correspond to said second digital values and the higher count values correspond to said first digital values.
  • the second digital values may be at least approximately 2, 3, 5, 10, 11, 20 or even more, for example as determined by a limit value stored in the memory of the logic circuit.
  • the frequency interruption 3182 occurs at pump activation but the constant frequency 3180 is re-established at or before pump pulse takes any significant force needed for a minimal prime effect.
  • the duration of a pump pulse, between the start and end of the pulse, can be predictable, for example less than a second.
  • the at least one logic circuit is configured to output the second digital count value in response to the sub-class IDs for a time span of less than about a second after detecting said the interruption 3182, and again, output the first digital count values after said time span.
  • the time span may start once the interruption is detected by the logic circuit, for example once the length of the interruption passes a threshold or limit associated with the relatively interruption, such as a delay time between data bit or clock pulses.
  • the time span starts counting approximately at, or just after, the end of the interruption 3182.
  • the end of the interruption 3182 may be suitable because the interruption 3182 may correspond to the activation of the pump whereby the actual functioning of the pump itself, and the associated pressurization in the reservoir (at least, in an original sensor equipped component), may occur only after the detectable bitstream interruption.
  • the time span for outputting second digital values is associated with a pneumatic pulse, whereby the pneumatic pulse may be shorter than one second such as 600 milliseconds or less and the logic circuit is accordingly configured to output the second digital values for less than 600 milliseconds, and return to the first digital values after that time span.
  • the time span is (much) shorter than the time period. In one example, multiple time spans run within the time period.
  • a command may for example comprise about 30 bits. See for example Fig. 16A for an example command structure. The transmittal of these 30 bits over a 100 kHz I2C clock frequency serial bus should take about 300 microseconds.
  • a command-response event 3184 may comprise (i) a command to instruct a sensor, for example including a sub-class ID; (ii) a DA/ AD sensor cell conversion internal to the logic circuit (corresponding to the small pause 3194 in Fig. 31, during which no communication over the bus may take place); (iii) a read request; and, (iv) a count value output.
  • the full command-response event 3184 may span about 1200 microseconds.
  • the command-response event 3184 is diagrammatically indicated in Fig. 31 by a block spanning respective portions i-iv of the data and clock communication stream. As illustrated, Fig. 31 illustrates about two command response events 3184 before, and one after, the frequency interruption 3182, in this example, a long pause 3182.
  • the interruption 3182 is a communication delay and takes at least about 1.2 times, or at least 2 times, or at least about 10 times longer than the command-response event 3184 (e.g., about 120 bits) at the serial bus frequency.
  • an IC2 clock frequency may be around 100 kFlz whereby a threshold for the change or silence in the frequency, as stored in a memory of the logic circuit, may be set to at least 100, 300, 500, 1000, 2000 micro or milliseconds or at least approximately 4000 microseconds, that is, at or above one of these values.
  • the interruption 3182 may comprise a delay of at least 0.3, at least 0.5, at least 1 or at least 2 milliseconds at an otherwise constant clock frequency of between approximately 50 and 3200 kHz clock frequency.
  • the change 3182 need not be continuous or completely silent, that is, some bits may be communicated during the delay 3182 at a frequency that is significantly lower than the normal frequency.
  • the interruption may include at least one delay between communicated bits or clock pulses of the otherwise relatively constant bitstream frequency that is at least 1.2, at least two times or at least ten times longer than an average gap between subsequent bits or clock pulses at the relatively constant bitstream frequency.
  • the logic circuit is configured to measure and/or calculate the bus frequency, say, at 100 kHz, and when it determines that the bus frequency has decrease below a certain value, say below approximately 70 or 50 kHz, the output count values are adjusted to correspond to the appropriate valid values such as the earlier mentioned second digital count values, at least for the predetermined time span.
  • the logic circuit may comprise a timer or delay circuit, for example similar to the timer or delay circuit 1429, 1529 indicated in Figs. 14 and 15.
  • the logic circuit is configured to consult the timer or delay circuit to detect the interruption 3182 in the frequency, and to output the second digital values.
  • the timer or delay circuit to detect the interruption or delay 3182 may be the same timer or delay circuit as the timer or delay circuit 1429, 1529 to determine the end of the duration of the time period, as mentioned in Figs. 6, 7, 14 and 15.
  • the logic circuit may be configured to, when a receiving a series of sub-class IDs, output a first count value for each sub-class ID of the series of sub-class IDs when no interruption 3182 is detected (during normal frequency 3180 detection), and output a second count value for each sub-class ID of the series of sub-class IDs when the interruption 3182 is detected.
  • the at least one logic circuit comprises a memory that stores a limit value.
  • the print apparatus logic circuit may read and use that limit value to be able to determine a successful prime event.
  • the logic circuit is configured to, for the majority of sub-class IDs output first and second digital values so that a difference between the corresponding first and second count values exceeds said limit value. This may result in validation by the print apparatus logic circuit.
  • the limit value may be at least approximately 2, 3, 5, 10, 11, 20 or even more, for example corresponding to a minimum count that is a difference between the first and second digital count values.
  • the logic circuitry package mainly includes hardwired routings, connections and interfaces between different components.
  • the logic circuitry package may also include at least one wireless connection, wireless communication path, or wireless interface, for internal and/or external signalling, whereby a wirelessly connected element may be considered as included in the logic circuitry package and/or replaceable component.
  • certain sensors may be wireless connected to communicate wirelessly to the logic circuit/sensor circuit.
  • sensors such as pressure sensors and/or print material level sensors may communicate wirelessly with other portions of the logic circuit.
  • the external interface of the logic circuitry package, to communicate with the print apparatus logic circuit may include a wireless interface.
  • a power source such as a battery or a power harvesting source that may harvest power from data or clock signals.
  • identifying a second class may refer to first, identifying the class parameter, and second, identifying that the parameter value refers to a second class, so that the logic circuit can generate output count values using the second class.
  • a command and a transaction may be the same.
  • a time period may also have been referred to as a time parameter.
  • I2C I2C
  • communication address encompasses both an initial or default second address and a
  • the second address may be interpreted as encompassing both the default and different/new/temporary/re-configured address.
  • the senor 1955, 2155, 2255, 2555 can be used to detect a pressure gauge, a pressure change, a reservoir wall strain and/or a reservoir wall deflection.
  • the sensor 1955, 2255, 2555 is adapted to detect these events for a collapsible, partly flexible reservoir such as a print liquid bag in a (e.g., replaceable) bag-in-box print liquid container.
  • these types of reservoirs may function without an air interface because they are configured to collapse as liquid is extracted out through the liquid output.
  • these types of collapsible liquid reservoirs are associated with“off-axis“ and/or relatively large format and/or relatively high consumption rate printers.
  • Liquid may be extracted through external pressurization, for example using a pump in the print apparatus.
  • the sensor need not be adapted to detect (the effect of) a pneumatic event.
  • sensors may be configured to detect a collapse or pressure or liquid outflow, which may be related liquid extraction and/or a remaining liquid level in the reservoir. For example, a measure of collapse of the print liquid reservoir can associated with the pressure and/or print liquid level.
  • a pressure, a relative pressure, and/or a pressure change can be sensed and associated with a print material level in the reservoir, for example especially near depletion and/or near full collapse.
  • the sensor could be configured to detect an effect of a pressurization by a difference in liquid outflow and/or a (relative) wall portion displacement or by other means.
  • the sensor may be positioned against, or be in contact with, an interior of the reservoir wall, an exterior of the reservoir wall, and/or a liquid output. Because the pressure and/or wall displacement in these types of reservoirs can be related to liquid level, at least in an operational and/or installed condition, such sensor can be used to detect print liquid level.
  • the same logic circuitry package or elements of the same logic circuitry package as explained in various examples of this disclosure can be associated with to such collapsible reservoir.
  • at least one strain gauge cell can be used to detect the collapse, similar to certain sensors described above.
  • other similar logic functions as explained above can be applied to these collapsible reservoirs, including the described decoding and calibration logic; use of different (sensor) cells and/or applying similar communication principles.
  • the logic circuitry package for such reservoir may include at least one strain gauge, absolute temperature sensor and crack sensor. Each different sensor can be provided with one or more cells.
  • Certain example circuits of this disclosure relate to outputs that vary in a certain way in response to certain commands, events and/or states. It is also explained that, unless calibrated in advance, responses to these same events and/or states may be“clipped”, for example so that they cannot be characterized or are not relatable to these commands, events and/or states. For these example circuits where the output needs to be calibrated to obtain the characterizable or relatable output, it should be understood that also before required calibration (or installation) occurred these circuits are in fact already“configured” to provide for the characterizable output, that is, all means are present to provide for the characterizable output, even where calibration is yet to occur.
  • the logic circuitry package outputs count values in response to a command and/or read request.
  • each separate count value is output in response to each read request.
  • a logic circuit is configured to output a series or plurality of count values in response to a single read request, for example, based on a series of pre-selected sub classes or a complete cell array. In other examples, output may be generated without a read request.
  • the logic circuitry packages are understood as being configured to respond to commands, even where a separate read request is required to obtain the output. The read request may be considered as part of the command.
  • Each of the logic circuitry packages 400a-d, 806a-d, 900, 1401, 1501 described herein may have any feature of any other logic circuitry packages 400a-d, 806a-d, 900, 1401, 1501 described herein or of the processing circuitry 424.
  • the processing circuitry 424 described herein may have any feature of the logic circuitry packages 400a-d, 806a-d, 900, 1401, 1501.
  • Any logic circuitry packages 400a-d, 806a-d, 900, 1401, 1501 or the processing circuitry 424 may be configured to carry out at least one method block of the methods described herein. Any first logic circuit may have any attribute of any second logic circuit, and vice versa.
  • Examples in the present disclosure can be provided as methods, systems or machine- readable instructions, such as any combination of software, hardware, firmware or the like.
  • Such machine readable instructions may be included on a machine readable storage medium (including but is not limited to disc storage, CD-ROM, optical storage, etc.) having machine readable program codes therein or thereon.
  • the machine readable instructions may, for example, be executed by a general purpose computer, a special purpose computer, an embedded processor or processors of other programmable data processing devices to realize the functions described in the description and diagrams.
  • a processor or processing circuitry may execute the machine readable instructions.
  • functional modules of the apparatus and devices may be implemented by a processor executing machine readable instructions stored in a memory, or a processor operating in accordance with instructions embedded in logic circuitry.
  • the term‘processor’ is to be interpreted broadly to include a CPU, processing unit, ASIC, logic unit, or programmable gate array etc.
  • the methods and functional modules may all be performed by a single processor or divided amongst several processors.
  • Such machine readable instructions may also be stored in a machine readable storage (e.g. a tangible machine readable medium) that can guide the computer or other programmable data processing devices to operate in a specific mode.
  • a machine readable storage e.g. a tangible machine readable medium
  • Such machine readable instructions may also be loaded onto a computer or other programmable data processing devices, so that the computer or other programmable data processing devices perform a series of operations to produce computer-implemented processing, thus the instructions executed on the computer or other programmable devices realize functions specified by block(s) in the flow charts and/or in the block diagrams.
  • teachings herein may be implemented in the form of a computer software product, the computer software product being stored in a storage medium and comprising a plurality of instructions for making a computer device implement the methods recited in the examples of the present disclosure.
  • a replaceable print apparatus component or integrated circuit may be provided.
  • the replaceable print apparatus component or integrated circuit or logic circuitry package may be provided.
  • the replaceable print apparatus component may comprise a logic circuit.
  • the replaceable print apparatus component may comprise a print liquid reservoir and print liquid in the reservoir having a real print liquid weight.
  • the component may comprise a print liquid output sealed to inhibit leakage through the output up to installation.
  • An integrated circuit for the replaceable print apparatus component may comprise an interface to communicate with a print apparatus logic circuit and at least one logic circuit.
  • the at least one logic circuit may comprise a memory including a reservoir type value and/or print liquid weight value to be read by the print apparatus logic circuit to determine an initial expected print liquid weight in the reservoir.
  • the (i) reservoir type value or print liquid weight value and (ii) real print liquid weight can be adapted so that a majority of compatible print apparatus logic circuits converts the reservoir type value or print liquid weight value to a converted print liquid weight value that is higher than the real print liquid weight in the reservoir.
  • the converted print liquid weight is at least 5% or at least 10% or at least 20 % higher than the real print liquid weight.
  • the memory includes a re-writable gauge counter having an initial gauge counter value, the re -writable gauge counter configured to be updated by the print apparatus logic circuit and to facilitate conversion to a print liquid weight remaining in the reservoir, wherein (i) the reservoir type value or print liquid weight value and (ii) the real print liquid weight are adapted so that at exhaustion, whereby approximately zero grams of real print liquid is left in the reservoir, and the gauge counter value has been updated after respective print jobs by the print apparatus logic circuit, the gauge counter value converts to a print liquid weight that is more than the real print liquid weight for the majority of compatible print apparatus logic circuits.
  • the reservoir type value or print liquid weight value and (ii) the real print liquid weight are adapted so that at said exhaustion the converted weight is more than 5% or more than 10% or more than 20% of the real print liquid weight.
  • said initial gauge counter value is zero.
  • a fixed intermediate gauge value and a fixed intermediate remaining gauge value are stored in the memory, wherein the real print liquid weight is less than the sum of the fixed intermediate gauge value and the fixed intermediate remaining gauge value multiplied by a scale factor.
  • the real print liquid weight may be approximately the same as or more than the fixed intermediate gauge value multiplied by the scale factor.
  • the scale factor can be 0.01.
  • the fixed intermediate gauge value and fixed intermediate remaining gauge value can be at least one of (i) a read-only value and (ii) digitally signed.
  • between 50% and 90% of the enclosed internal volume of the print liquid reservoir comprises print liquid and the rest air.
  • the example logic circuits and/or logic circuitry packages and/or integrated circuits need not be provided with a print liquid level sensor. A value that the print apparatus logic circuit associates with a print liquid level may not be generated using a sensor signal.
  • Any of the logic circuits may be configured to, in a partially filled state, upon receiving, via the interface, commands comprising a first mode command and a first series of IDs, and a second mode command and a second series of IDs, output first count values in response to the first mode command and the IDs, and output second count values in response to the second mode command and the IDs, with relatively small differences between delta values of consecutive IDs in the first and second sub-series of consecutive IDs, each delta value being a difference between the first and second count value associated with the same ID subsequent to the different mode commands, and with at least one relatively large difference between delta values associated with adjacent ends of the first and second sub-series of consecutive IDs.
  • the IDs may be sub-class IDs.
  • the at least one logic circuit is configured to, in a partially filled state and while the component outputs print material, gradually change the sub-class ID associated with the relatively large difference so that the number of sub-class IDs of the first sub-series gradually increases and the number of sub-class IDs of the second sub-series gradually decreases.
  • the at least one logic circuit may be configured to gradually change the sub-class ID associated with the relatively large difference based on input parameters including at least one of a print liquid status field for example a gauge counter value as uploaded by the print apparatus, a number of print jobs, pages or drops as uploaded by the print apparatus, one or more power-ons of the logic circuit, a number of communications with the logic circuit by the print apparatus logic circuit, specific communications by the print apparatus logic circuit, and a time clock.
  • the memory of the at least one logic circuit may comprise a LUT or algorithm that associates said input parameters with second count values.
  • the aforementioned relatively large difference may be associated with a sub-class ID between ends of and/or at a corresponding end of one of the first sub-series and the second sub-series.
  • the at least one logic circuit is configured to, between a filled and approximately half-filled state of the reservoir, output first and second count values so that there is a relatively small difference between the delta values of consecutive sub-class IDs of the series of sub-class IDs.
  • the delta values can be between 0 and 2 and the relatively large difference is 2 or more, 5 or more, or 11 or more.
  • the at least one logic circuit can be configured to respond to said sub-class IDs with said count values upon receiving a second class ID.
  • the logic circuit can be configured to, upon receiving a second class ID, digitally generate the digital count values without consulting a sensor.
  • the at least one logic circuit can be configured to, upon receiving a command including a first default communications address and a time parameter, act upon commands directed to a second communications address for a duration corresponding to the time parameter;upon receiving an address setting command specifying the second I2C communications address, an address function, and a new communications address, act upon commands sent to the new communications address for the remaining time of the duration.
  • the at least one logic circuit can be configured to detect a presence or absence of an effect of a pneumatic stimulus through at least one of detecting a delay in a communicated bitstream, a sensor to detect a pneumatic stimulus, and monitoring responses to commands from another logic circuit.
  • the at least one logic circuit may include at least one timer or delay circuit to determine at least one of a duration corresponding to a received time parameter (i.e., time period in a command), and a detected delay between bits in a bitstream.
  • the at least one logic circuit may be configured to, upon receiving a first class ID, output lower count values when a presence of a pneumatic stimulus is detected as compared to higher count values when no presence of a pneumatic stimulus is detected.
  • the at least one logic circuit can be configured to store a limit value in the memory and/or transmit the limit value, and when receiving a first class ID and a series of sub-class IDs, output a first count value for each sub-class ID of the series of sub-class IDs when no effect of a pneumatic stimulus is detected, and output a second count value for each sub-class ID of the series of sub-class IDs when an effect of a pneumatic stimulus is detected, wherein for the majority of sub-class IDs a difference between the corresponding first and second count values exceeds said limit value.
  • the at least one logic can be is configured to output count values within a range upon receiving certain operational calibration parameters for the corresponding class and/or sub-class IDs.
  • the at least one logic circuit can be configured to output clipped digital count values at the ends of the range upon receiving non-operational calibration parameters for the corresponding class and/or sub-class IDs.
  • the at least one logic circuit may include at least one sensor cell to detect an effect of a pneumatic stimulus.
  • the logic circuit may be configured to, upon receiving a first class ID, condition the output value depending on a state of the at least one sensor cell.
  • the logic circuit may include a sensor cell to detect a temperature.
  • the logic circuit may be configured to, upon receiving a third class ID, condition the output digital count value depending on a state of that sensor cell.
  • the at least one logic circuit can be configured to monitor responses of other logic circuits on the serial bus to commands including at least one of address parameters, time parameters, and class and/or sub-class IDs, and respond to the parameters and/or IDs based on the monitored response.
  • the replaceable component provided with any of the logic circuits, logic circuitry packages or integrated circuits may comprise an air input to connect to an air interface of the print apparatus to receive the pneumatic stimulus.
  • the replaceable component may comprise a pressure structure in the reservoir connected to the air input, wherein the pneumatic stimulus is a pressurization whereby the print apparatus provides pressurized air to the component, and the pressure structure may be adapted to pressurize the liquid in the reservoir when receiving the pressurized air through the air input.
  • the pressure structure may comprise a biased air chamber connected to the air input to provide back pressure when there is no pneumatic stimulus as well as pressurize the reservoir during the pneumatic stimulus.
  • the logic circuitry package or integrated circuit may be provided external of the print liquid reservoir.
  • the logic circuitry package or integrated circuit may comprise logic circuit features of any of the preceding claims for a replaceable print component of any of the preceding claims.
  • the at least one logic circuit may be configured to respond to, and with, cryptographically authenticated communications to at least one first default I2C address, in response to commands including a class and/or sub-class ID to a plurality of different addresses, output at least one digital count value for each different address and the same ID, wherein the output is conditioned by the same sensor.
  • the at least one logic circuit may be configured to respond to, and with, cryptographically authenticated communications to a plurality of different first default I2C addresses.
  • the at least one logic circuit may comprise a sensor to detect an effect of a pneumatic stimulus wherein a voltage output of the sensor changes depending on an absence or presence of the effect of the pneumatic stimulus.
  • the logic circuitry package or integrated circuit comprising the logic circuit may further comprise a sensor to detect a temperature change.
  • the at least one logic circuit may be configured to select the sensor based on the class ID.
  • the at least one logic circuit is configured to authenticate communications using a different authentication key for each different first default address.
  • the plurality of different addresses may include a plurality of different reconfigured I2C addresses.
  • the at least one logic circuit can be configured to respond to commands to a reconfigured I2C address, upon receiving a time parameter command via one first default I2C address and subsequently the first I2C reconfigured address via a second default I2C address, for a duration associated with the time parameter of the time parameter command, respond to commands to a different reconfigured I2C address, upon receiving another time parameter command via a different first default I2C address and subsequently the different I2C reconfigured address via the second default I2C address, for a duration associated with the other time parameter of the other time parameter command.
  • the at least one logic circuit may be configured to respond to each of a plurality of reconfigured addresses for each corresponding duration based on the respective received time period via the associated first default address.
  • the at least one logic circuit can be configured to alternately respond to commands to each of different reconfigured addresses during a single duration based on at least one of the received time periods.
  • the at least one logic circuit can be configured to respond to a class or sub-class ID over a reconfigured address with at least one first digital count value, use a signal output of a sensor of the logic circuit, and, when the signal output exceeds a predetermined threshold, and in response to the class or sub-class ID, output a second digital count value different than the first digital count value.
  • the at least one logic circuit may be configured to respond to at least one ID with at least one first digital count value, monitor a communication stream frequency over the communication interface, detect an interruption in an otherwise relatively constant frequency, and, upon detecting the interruption, and in response to the same at least one ID, output at least one second digital count value different than the at least one first digital count value.
  • the at least one ID may comprise a plurality of sub-class IDs, the at least one first digital count value comprises a plurality of first digital count values, and the at least one second digital count value comprises a plurality of second digital count values.
  • the interruption may comprises a delay in the communication stream and/or a temporary decrease in the serial bus clock frequency.
  • the bitstream frequency may be based on at least one of an I2C clock signal and data signal.
  • the at least one logic circuit may be configured to repetitively output the at least one second digital count value in response to the at least ID during a time span of less than about a second after detecting said change.
  • the at least one logic circuit is configured to again repetitively output the first digital count values in response to the at least one ID after said time span.
  • the first digital count values and second digital count values may have a difference of at least three or at least five counts, and the first digital count values can be the same or vary and the second digital count values can be the same or vary.
  • the logic circuit may be configured to, upon receiving the at least one sub-class ID, output lower count values when the interruption is detected as compared to higher count values when there is a relatively constant frequency, the lower count values being the second count values and the higher count values being the first count values.
  • the interruption may include at least one gap between bits or clock pulses that is at least two times or at least ten times longer than an average gap between subsequent bits or clock pulses at the relatively constant frequency.
  • the gap may take at least about two times or at least ten times longer than a command- response event.
  • the interruption may comprise a delay of at least 0.5, at least 1 or at least 2 milliseconds in bit communications of at an otherwise constant clock frequency of between approximately 50 and 3200 kHz clock frequency.
  • the integrated or logic circuit may comprise a timer or delay circuit.
  • the at least one logic circuit may be configured to consult the timer or delay circuit to determine the interruption in the frequency.
  • the at least one logic circuit may comprise a memory storing a limit value, and is configured to upon receiving a series of sub-class IDs, output a first count value for each sub-class ID of the series of sub-class IDs when no interruption is detected, and output a second count value for each sub-class ID of the series of sub-class IDs when the interruption is detected, so that for the majority of first and second count values associated with the same sub-class ID a difference between the corresponding first and second count values exceeds said limit value.
  • the at least one logic circuit can be configured to respond to the IDs upon receiving a reconfigured address command and a first class ID.
  • the at least one logic circuit is configured to respond to commands to the or a reconfigured address upon receiving the reconfigured address command via a second address.
  • the at least one logic circuit may be configured to respond with said digital count values after receiving a first class ID over the second or reconfigured address.
  • the at least one logic circuit may be configured to respond to commands to the second address or reconfigured address upon receiving a time period command via a first default address, for a duration associated with a time period in the command.
  • the at least one logic circuit is configured to, upon receiving the reconfigured address, act upon commands sent to the reconfigured communications address for the remaining time of the duration.
  • Multiple interruptions and corresponding time spans can be provided in a single time period and the at least one logic circuit is correspondingly configured to repetitively output second digital count values in response to the at least one ID during the time spans, and/or repetitively output first digital count values in response to the at least one ID outside of said time spans.
  • the at least one logic circuit may comprise a memory storing a limit value and is configured so that a difference between the first and second digital count values is the same as or more than the limit value for the majority of outputs in a single time period and/or time span.
  • the at least one logic circuit may be configured to output operational non-clipped digital count values upon receiving operational calibration parameters.
  • the at least one logic circuit may be configured to output clipped digital count values at the ends of the range upon receiving non-operational calibration parameters.
  • the at least one logic circuit may be configured to use a different sensor and/or data source upon receiving a different class ID.
  • the at least one logic circuit may be configured to generate a digital count value based on input parameters using a look up table and/or algorithm, wherein the LUT and/or algorithm associates the input parameters with output digital count values.
  • the input parameters can include at least one of a received class ID, a received sub-class ID, a state of the communication stream frequency, and a received calibration parameter.
  • the at least one logic circuit is configured to, over time and/or while an associated print material reservoir is being depleted, change at least one digital count value output upon receiving a second class ID and a series of sub-class IDs.
  • the at least one logic circuit can be configured to, upon receiving a third class ID, condition the output digital count value depending on a state of that sensor cell.
  • Any of the logic circuits may be configured to (i) receive a plurality of IDs and respond with a first digital count value for each received ID, (ii) monitor bit communications and/or clock pulses, (iii) detect a delay in a stream of the bit communications and/or clock pulses, (iv) upon detection of said delay, and when receiving the same plurality of IDs, respond with a second digital count value for each received ID that is different than the first digital count value for the same corresponding ID.
  • “at least one logic circuit” may comprise one or more logic circuits.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Fluid Mechanics (AREA)
  • Theoretical Computer Science (AREA)
  • Thermal Sciences (AREA)
  • General Engineering & Computer Science (AREA)
  • Ink Jet (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)

Abstract

La présente invention concerne des circuits intégrés qui peuvent être fournis dans des boîtiers de circuits logiques et/ou des composants d'appareil d'impression remplaçables munis de réservoirs de matériau d'impression. Un circuit intégré ou un ensemble de circuits logiques pour un composant d'appareil d'impression remplaçable comprend une interface pour communiquer avec un circuit logique d'appareil d'impression et au moins un circuit logique.
PCT/US2019/064297 2018-12-03 2019-12-03 Circuits logiques WO2020117848A1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US16/763,450 US11338586B2 (en) 2018-12-03 2019-12-03 Logic circuitry
CN201980079727.4A CN113168456A (zh) 2018-12-03 2019-12-03 逻辑电路
EP19823872.7A EP3688646B1 (fr) 2018-12-03 2019-12-03 Circuits logiques
EP21171931.5A EP3879420A1 (fr) 2018-12-03 2019-12-03 Circuits logiques

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
USPCT/US2018/063631 2018-12-03
USPCT/US2019/026152 2019-04-05
USPCT/US2019/026133 2019-04-05
PCT/US2019/026152 WO2020204951A1 (fr) 2019-04-05 2019-04-05 Capteur de propriétés de fluide
PCT/US2019/026161 WO2020117308A1 (fr) 2018-12-03 2019-04-05 Circuiterie logique
PCT/US2019/026133 WO2020117304A1 (fr) 2018-12-03 2019-04-05 Ensemble de circuits logiques
USPCT/US2019/026161 2019-04-05

Publications (1)

Publication Number Publication Date
WO2020117848A1 true WO2020117848A1 (fr) 2020-06-11

Family

ID=68468884

Family Applications (14)

Application Number Title Priority Date Filing Date
PCT/US2019/057989 WO2020117393A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058201 WO2020117402A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/057977 WO2020117389A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuiterie logique
PCT/US2019/057980 WO2020117391A1 (fr) 2018-12-03 2019-10-25 Ensemble de circuits logiques
PCT/US2019/057991 WO2020117394A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058172 WO2020117401A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058048 WO2020117397A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/057987 WO2020117392A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058001 WO2020117395A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058006 WO2020117396A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuiterie logique
PCT/US2019/064226 WO2020117797A1 (fr) 2018-12-03 2019-12-03 Composant d'appareil d'impression remplaçable
PCT/US2019/064213 WO2020117786A1 (fr) 2018-12-03 2019-12-03 Boîtier de circuit logique
PCT/US2019/064297 WO2020117848A1 (fr) 2018-12-03 2019-12-03 Circuits logiques
PCT/US2019/064192 WO2020117774A1 (fr) 2018-12-03 2019-12-03 Boîtier de circuiterie logique

Family Applications Before (12)

Application Number Title Priority Date Filing Date
PCT/US2019/057989 WO2020117393A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058201 WO2020117402A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/057977 WO2020117389A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuiterie logique
PCT/US2019/057980 WO2020117391A1 (fr) 2018-12-03 2019-10-25 Ensemble de circuits logiques
PCT/US2019/057991 WO2020117394A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058172 WO2020117401A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058048 WO2020117397A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/057987 WO2020117392A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058001 WO2020117395A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuit logique
PCT/US2019/058006 WO2020117396A1 (fr) 2018-12-03 2019-10-25 Boîtier de circuiterie logique
PCT/US2019/064226 WO2020117797A1 (fr) 2018-12-03 2019-12-03 Composant d'appareil d'impression remplaçable
PCT/US2019/064213 WO2020117786A1 (fr) 2018-12-03 2019-12-03 Boîtier de circuit logique

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/US2019/064192 WO2020117774A1 (fr) 2018-12-03 2019-12-03 Boîtier de circuiterie logique

Country Status (1)

Country Link
WO (14) WO2020117393A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11456037B2 (en) * 2017-10-31 2022-09-27 Micron Technology, Inc. Block read count voltage adjustment

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7504816B2 (ja) 2021-01-28 2024-06-24 株式会社日立製作所 ログ検索支援装置、及びログ検索支援方法

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0941856A2 (fr) 1998-03-09 1999-09-15 Hewlett-Packard Company Procédé et appareil de détermination de volume d'encre dans un réservoir d'encre
US20040021711A1 (en) * 2002-07-30 2004-02-05 Kelvin Hasseler Method, program product and system for ink management control
US20060290723A1 (en) * 2005-06-24 2006-12-28 Samsung Electronics Co., Ltd. Method and apparatus to detect ink level
US7862138B2 (en) 2007-10-04 2011-01-04 Hewlett-Packard Development Company, L.P. Flow control in an ink pen
US8919935B2 (en) 2010-05-10 2014-12-30 Hewlett-Packard Development Company, L.P. Liquid supply
WO2015016860A1 (fr) 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Cartouche d'imprimante et dispositif de mémoire contenant une table de couleurs compressée
US8998393B2 (en) 2011-01-07 2015-04-07 Hewlett-Packard Development Company, L.P. Integrated multifunctional valve device
US9056479B2 (en) 2010-10-27 2015-06-16 Hewlett-Packard Development Company, L.P. Pressure bag
WO2016028272A1 (fr) 2014-08-19 2016-02-25 Hewlett-Packard Development Company, L.P. Table de conversion pour cartouche d'imprimante
US9561662B2 (en) 2013-08-30 2017-02-07 Hewlett-Packard Development Company, L.P. Supply authentication via timing challenge response
US9619663B2 (en) 2008-05-29 2017-04-11 Hewlett-Packard Development Company, L.P. Authenticating a replaceable printer component
WO2017074342A1 (fr) 2015-10-28 2017-05-04 Hewlett-Packard Development Company, L.P. Indication de niveau de liquide
WO2017184147A1 (fr) 2016-04-21 2017-10-26 Hewlett-Packard Development Company, L.P. Détection de niveau de liquide
WO2017189010A1 (fr) * 2016-04-29 2017-11-02 Hewlett-Packard Development Company, L.P. Détection de niveaux de fluide à l'aide d'un comparateur de tension
WO2018022038A1 (fr) 2016-07-27 2018-02-01 Hewlett-Packard Development Company, L.P. Interface horizontale pour cartouche d'alimentation en fluide pourvue d'un capteur numérique de niveau de fluide
US9893893B2 (en) 2016-06-17 2018-02-13 Hewlett-Packard Development Company, L.P. Replaceable item authentication
WO2018199891A1 (fr) 2017-04-24 2018-11-01 Hewlett-Packard Development Company, L.P. Matrices d'éjection de fluide comprenant des capteurs de jauge de contrainte

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1287998B1 (fr) * 1997-06-04 2006-03-29 Hewlett-Packard Company Adaptateur pour système d'alimentation en encre
US6729707B2 (en) * 2002-04-30 2004-05-04 Hewlett-Packard Development Company, L.P. Self-calibration of power delivery control to firing resistors
JP2001292133A (ja) * 2000-04-06 2001-10-19 Konica Corp クロック発生装置、基板および画像形成装置ならびにクロック発生方法
US6648434B2 (en) * 2001-03-08 2003-11-18 Hewlett-Packard Development Company, L.P. Digitally compensated pressure ink level sense system and method
US6546796B2 (en) * 2001-03-15 2003-04-15 Therm-O-Disc, Incorporated Liquid level sensor
JP2003326726A (ja) * 2002-05-16 2003-11-19 Sii Printek Inc インクジェットヘッド及びインク吐出検査装置
WO2005000591A1 (fr) * 2003-06-26 2005-01-06 Seiko Epson Corporation Contenants a consommables capables de mesurer la quantite residuelle des consommables
KR100497401B1 (ko) * 2003-10-29 2005-06-23 삼성전자주식회사 온도 센서 편차 보정 방법 및 장치
KR20080003539A (ko) * 2006-07-03 2008-01-08 삼성전자주식회사 화상 형성 장치와 소모품에 장착된 비휘발성 메모리 간의통신 방법 및 시스템
US7970042B2 (en) * 2008-01-11 2011-06-28 Lexmark International, Inc. Spread spectrum clock interoperability control and inspection circuit
EP2237163B1 (fr) * 2009-04-01 2013-05-01 Seiko Epson Corporation Système doté d'une pluralité de dispositifs de mémoire et procédé de transfert de données correspondant
US8621116B2 (en) * 2011-08-26 2013-12-31 Lexmark International, Inc. Dynamic address change optimizations
US8225021B2 (en) * 2009-05-28 2012-07-17 Lexmark International, Inc. Dynamic address change for slave devices on a shared bus
JP5653010B2 (ja) * 2009-07-31 2015-01-14 キヤノン株式会社 画像形成装置
JP5445072B2 (ja) * 2009-11-27 2014-03-19 セイコーエプソン株式会社 複数の記憶装置を備えるシステム及びそのためのデータ転送方法
IT1401525B1 (it) * 2010-08-13 2013-07-26 Isanik S R L Dispositivo sensore per misurare il flusso e/o il livello di un fluido o di una sostanza presente in un contenitore.
US8651643B2 (en) * 2010-10-22 2014-02-18 Hewlett-Packard Development Company, L.P. Fluid cartridge
CN102231054B (zh) * 2011-06-08 2013-01-02 珠海天威技术开发有限公司 芯片及芯片数据通信方法、耗材容器、成像设备
US9231926B2 (en) * 2011-09-08 2016-01-05 Lexmark International, Inc. System and method for secured host-slave communication
US8864277B2 (en) * 2011-09-30 2014-10-21 Hewlett-Packard Development Company, L.P. Authentication systems and methods
BR112016017602A2 (pt) * 2014-01-30 2018-05-15 Hewlett Packard Development Co cabeças de impressão com medição de impedância de placa de sensor
GB2519181B (en) * 2014-03-31 2015-09-09 Imagination Tech Ltd Clock verification
US9108448B1 (en) * 2014-08-06 2015-08-18 Funai Electric Co., Ltd. Temperature control circuit for an inkjet printhead
US9213396B1 (en) * 2014-10-17 2015-12-15 Lexmark International, Inc. Methods and apparatus for setting the address of a module using a clock
CN109070594B (zh) * 2016-04-29 2020-06-16 惠普发展公司，有限责任合伙企业 使用计数器检测流体水平的打印盒和感测管芯
WO2018017066A1 (fr) * 2016-07-19 2018-01-25 Hewlett-Packard Development Company, L.P. Capteurs de niveau de fluide
JP6859811B2 (ja) * 2017-03-31 2021-04-14 ブラザー工業株式会社 液体排出装置
CN108819486B (zh) * 2018-05-11 2019-06-21 杭州旗捷科技有限公司 耗材芯片及其通信方法，耗材芯片与成像设备通信系统、方法

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0941856A2 (fr) 1998-03-09 1999-09-15 Hewlett-Packard Company Procédé et appareil de détermination de volume d'encre dans un réservoir d'encre
US20040021711A1 (en) * 2002-07-30 2004-02-05 Kelvin Hasseler Method, program product and system for ink management control
US20060290723A1 (en) * 2005-06-24 2006-12-28 Samsung Electronics Co., Ltd. Method and apparatus to detect ink level
US7862138B2 (en) 2007-10-04 2011-01-04 Hewlett-Packard Development Company, L.P. Flow control in an ink pen
US9619663B2 (en) 2008-05-29 2017-04-11 Hewlett-Packard Development Company, L.P. Authenticating a replaceable printer component
US8919935B2 (en) 2010-05-10 2014-12-30 Hewlett-Packard Development Company, L.P. Liquid supply
US9056479B2 (en) 2010-10-27 2015-06-16 Hewlett-Packard Development Company, L.P. Pressure bag
US8998393B2 (en) 2011-01-07 2015-04-07 Hewlett-Packard Development Company, L.P. Integrated multifunctional valve device
WO2015016860A1 (fr) 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Cartouche d'imprimante et dispositif de mémoire contenant une table de couleurs compressée
US9561662B2 (en) 2013-08-30 2017-02-07 Hewlett-Packard Development Company, L.P. Supply authentication via timing challenge response
WO2016028272A1 (fr) 2014-08-19 2016-02-25 Hewlett-Packard Development Company, L.P. Table de conversion pour cartouche d'imprimante
WO2017074342A1 (fr) 2015-10-28 2017-05-04 Hewlett-Packard Development Company, L.P. Indication de niveau de liquide
WO2017184147A1 (fr) 2016-04-21 2017-10-26 Hewlett-Packard Development Company, L.P. Détection de niveau de liquide
WO2017189010A1 (fr) * 2016-04-29 2017-11-02 Hewlett-Packard Development Company, L.P. Détection de niveaux de fluide à l'aide d'un comparateur de tension
US9893893B2 (en) 2016-06-17 2018-02-13 Hewlett-Packard Development Company, L.P. Replaceable item authentication
WO2018022038A1 (fr) 2016-07-27 2018-02-01 Hewlett-Packard Development Company, L.P. Interface horizontale pour cartouche d'alimentation en fluide pourvue d'un capteur numérique de niveau de fluide
WO2018199891A1 (fr) 2017-04-24 2018-11-01 Hewlett-Packard Development Company, L.P. Matrices d'éjection de fluide comprenant des capteurs de jauge de contrainte

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11456037B2 (en) * 2017-10-31 2022-09-27 Micron Technology, Inc. Block read count voltage adjustment

Also Published As

Publication number Publication date
WO2020117392A1 (fr) 2020-06-11
WO2020117394A1 (fr) 2020-06-11
WO2020117797A1 (fr) 2020-06-11
WO2020117402A1 (fr) 2020-06-11
WO2020117397A1 (fr) 2020-06-11
WO2020117391A1 (fr) 2020-06-11
WO2020117395A1 (fr) 2020-06-11
WO2020117786A1 (fr) 2020-06-11
WO2020117401A1 (fr) 2020-06-11
WO2020117396A1 (fr) 2020-06-11
WO2020117774A1 (fr) 2020-06-11
WO2020117389A1 (fr) 2020-06-11
WO2020117393A1 (fr) 2020-06-11

Similar Documents

Publication Publication Date Title
US11034157B2 (en) Logic circuitry
EP3718038B1 (fr) Ensemble de circuits logiques
US11338586B2 (en) Logic circuitry
EP3687820B1 (fr) Circuit logique
EP3688646B1 (fr) Circuits logiques
WO2020117848A1 (fr) Circuits logiques

Legal Events

Date Code Title Description
ENP Entry into the national phase

Ref document number: 2019823872

Country of ref document: EP

Effective date: 20200429

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19823872

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE