WO2019218304A1 - 一种双向二极管串触发scr结构的esd保护器件 - Google Patents

一种双向二极管串触发scr结构的esd保护器件 Download PDF

Info

Publication number
WO2019218304A1
WO2019218304A1 PCT/CN2018/087305 CN2018087305W WO2019218304A1 WO 2019218304 A1 WO2019218304 A1 WO 2019218304A1 CN 2018087305 W CN2018087305 W CN 2018087305W WO 2019218304 A1 WO2019218304 A1 WO 2019218304A1
Authority
WO
WIPO (PCT)
Prior art keywords
well
metal
implant region
region
protection device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/087305
Other languages
English (en)
French (fr)
Inventor
梁海莲
许强
顾晓峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangnan University
Original Assignee
Jiangnan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangnan University filed Critical Jiangnan University
Priority to US16/618,694 priority Critical patent/US11069675B2/en
Priority to PCT/CN2018/087305 priority patent/WO2019218304A1/zh
Publication of WO2019218304A1 publication Critical patent/WO2019218304A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/711—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using bipolar transistors as protective elements
    • H10D89/713—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base region coupled to the collector region of the other transistor, e.g. silicon controlled rectifier [SCR] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D18/00—Thyristors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/611—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs using diodes as protective elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H10D89/601—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs
    • H10D89/921—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD] for devices having insulated gate electrodes, e.g. for IGFETs or IGBTs characterised by the configuration of the interconnections connecting the protective arrangements, e.g. ESD buses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W42/00—Arrangements for protection of devices
    • H10W42/60—Arrangements for protection of devices protecting against electrostatic charges or discharges, e.g. Faraday shields

Definitions

  • the invention belongs to the field of electrostatic discharge protection of integrated circuits, and particularly relates to an ESD protection device for triggering an SCR structure of a bidirectional diode string, which can be used to improve the ESD protection reliability of an IC on a chip.
  • ESD electrostatic discharge
  • the existing diode-triggered SCR ESD protection scheme has the inconvenience of trigger voltage adjustment, large layout area, low ESD robustness per unit area and one-way protection of ESD pulse, etc.
  • the bidirectional diode string triggering SCR structure ESD protection device proposed by the invention can effectively solve the technical problems existing in the current diode-triggered SCR ESD protection scheme, and utilizes the well segmentation technology and the device vertical layer layout extension design to combine with certain
  • the metal wiring method can obtain an ESD protection device with a trigger voltage adjustable bidirectional diode-triggered SCR structure without increasing the layout area of the device.
  • the present invention is directed to an ESD protection device for bidirectional diode string triggered SCR structure.
  • a bidirectional diode string triggering an ESD protection device of an SCR structure comprising a diode string formed by a split well technique, a bidirectional SCR structure, and a metal line;
  • the bidirectional SCR structure and the diode string include a P substrate, a deep N well, a first P well, a first N well, a second P well, a second N well, a first P+ implant region, a first N+ implant region, a second P+ implant region, a second N+ implant region, a third P+ implant region, a third N+ implant region, a fourth P+ implant region, and a fourth N+ implant region; wherein a deep N well is disposed on the P substrate, at a deep N a surface region of the well is provided with a first P well, a first N well, a second P well and a second N well from left to right; the left edge of the first P well is connected to the left edge of the deep N well, The right side of a P well is connected to the left side of the first N well, the right side of the first N well is connected to the left edge of the second P well, and the right side edge of the second P well is to the left side of the second N well Connected
  • the surface area of the N well is provided with a second P+ implant region and a second N+ implant region from left to right, and a third P+ implant region and a third N+ implant region are sequentially disposed from left to right in the surface region of the second P well.
  • a fourth P+ injection zone and a fourth N+ injection zone are sequentially arranged from left to right;
  • a mask is prepared, and P wells are interposed, and each P well is isolated by an N-well to prepare a different number of diodes to form the diode string, and the diode string assists the starting path.
  • the Darlington effect can be effectively suppressed; a pair of P+ implant regions and N+ implant regions are respectively disposed on the surface area of each P well; the trigger voltage is controlled by increasing or decreasing the number of diodes formed by the well split to ensure the ESD protection device Applications in the field of low pressure;
  • the metal wire is used to connect the injection region, and the two electrodes are taken out from the metal wire as the forward conduction and reverse conduction of the protection device, respectively, to ensure that the diode formed by the well division assists the trigger path to be turned on, thereby reducing The trigger voltage and turn-on time of the device.
  • the ESD protection device is a bidirectional three-diode trigger SCR structure
  • the third P-well, the third N-well, and the fourth P are sequentially inserted on the right side.
  • a well, a fourth N-well, a fifth P-well, a fifth N-well, and a sixth N-well respectively inserting a fifth P+ implant region, a fifth N+ implant region, a sixth P+ implant region, and a sixth N+ implant in the P well a seventh P+ implant region and a seventh N+ implant region;
  • a lower side of the second N well is connected to a lower side of the deep N well, and an upper side of the second N well is connected to a lower side of the third P well
  • the upper side of the triple P well is connected to the lower side of the third N well
  • the upper side of the third N well is connected to the lower side of the fourth P well
  • the upper side of the fourth P well is connected to the lower side of the fourth N well.
  • the upper side of the fourth N well is connected to the lower side of the fifth P well, the upper side of the fifth P well is connected to the lower side of the fifth N well, and the upper side of the fifth N well is connected to the upper side of the deep N well.
  • a fifth P+ implant region and a fifth N+ implant region are sequentially disposed from bottom to top in a surface region of the third P well, and a sixth P+ implant region and a sixth portion are sequentially disposed from bottom to top in a surface region of the fourth P well N+ implanted region, under the surface area of the fifth P well a seventh P+ injection zone and a seventh N+ injection zone are sequentially arranged;
  • the first N+ implant region is connected to the first metal
  • the second P+ implant region is connected to the second metal
  • the second N+ implant region is connected to the third metal
  • the third N+ implant region is connected to the fourth metal
  • the fourth P+ implant region is The fifth metal is connected
  • the fourth N+ implant region is connected to the sixth metal
  • the first P+ implant region is connected to the seventh metal
  • the third P+ implant region is connected to the eighth metal
  • the fifth P+ implant region is connected to the ninth metal.
  • the fifth N+ implant region is connected to the tenth metal
  • the sixth P+ implant region is connected to the eleventh metal
  • the sixth N+ implant region is connected to the twelfth metal
  • the seventh P+ implant region is connected to the thirteenth metal
  • the seventh N+ implant The area is connected to the fourteenth metal
  • the third metal, the sixth metal and the ninth metal are all connected to the seventeenth metal, and the seventh metal, the eighth metal and the fourteenth metal are all connected to the twentieth metal, and the tenth metal and the eleventh metal are both Eighteen metals are connected, and the twelfth metal and the thirteenth metal are all connected to the nineteenth metal;
  • the first metal and the second metal are both connected to the fifteenth metal, and the first electrode is taken out from the fifteenth metal; the metal anode used as the device is forward conduction or the metal cathode is reversed;
  • the fourth metal and the fifth metal are both connected to the sixteenth metal, and the second electrode is taken out from the sixteenth metal to serve as a metal cathode of the device - forward conduction or metal anode - reverse conduction.
  • the four P+ implant regions each constitute a reverse bias PN junction, wherein the reverse biased PN junction formed by the first N well and the second P well is an avalanche breakdown junction of the SCR, and the diode assisted trigger path formed by the well split can be turned on, thereby Lower the trigger voltage and turn-on time of the device;
  • the first electrode When the first electrode is used as the metal cathode of the device and the second electrode is used as the metal anode of the device, due to the third N+ implant region and the second P well, the first N well and the second P+ implant region, the first N well and The first P wells each constitute a reverse biased PN junction, wherein the reverse biased PN junction formed by the first N well and the first P well is an avalanche breakdown junction of the SCR, and the diode assisted trigger path formed by the well division can be turned on, thereby Lower the trigger voltage and turn-on time of the device;
  • the parasitic PNP tube T1 is composed of the second P+ implant region, the first N well and the second P well, by the first N well,
  • the second P-well and the third N+ implant region constitute a parasitic NPN tube T2
  • the PNP tube T1 and the NPN tube T2 constitute an SCR structure current discharge path;
  • the parasitic PNP is composed of the fourth P+ implant region, the second N well, the deep N well, the first N well, and the first P well.
  • the tube T1, the second N well, the deep N well, the first N well, the first P well and the first N+ implant region constitute a parasitic NPN tube T2, and the PNP tube T1 and the NPN tube T2 constitute an SCR structure current discharge path .
  • the invention has the beneficial effects that the diode string and the bidirectional SCR structure formed by the split trap technology are combined with a special metal wiring method to flexibly control the trigger voltage and the sustain voltage of the device, thereby improving the ESD robustness of the device and realizing the bidirectional ESD. Protection.
  • Figure 1 is a schematic diagram of a split-well of an ESD protection device with a bidirectional diode string triggered SCR structure.
  • FIG. 2 is a schematic diagram of a metal wire connection of an ESD protection device of a bidirectional diode string triggered SCR structure.
  • Figure 3 is a diagram showing the discharge path of the SCR structure current when the first electrode is used as a metal anode and the second electrode is used as a metal cathode.
  • Figure 4 is a diagram showing the discharge path of the SCR structure current when the first electrode is used as a metal cathode and the second electrode is used as a metal anode.
  • a bidirectional diode string triggering SCR structure ESD protection device comprising a diode string formed by split-well technology and a bidirectional SCR structure, combined with a special metal wiring method, to flexibly control the trigger voltage and the sustain voltage of the device, and improve the ESD of the device Robustness, implementing bidirectional ESD protection, mainly including P substrate 101, deep N well 102, first P well 103, first N well 104, second P well 105, second N well 106, first P+ implant a region 113, a first N+ implant region 114, a second P+ implant region 115, a second N+ implant region 116, a third P+ implant region 117, a third N+ implant region 118, a fourth P+ implant region 119, and a fourth N+ implant region
  • the two-way SCR structure and the diode string formed by the 12 0 is that in the region of the second N-well 106, a mask is used to prepare a plate, and
  • a different number of diodes can be prepared to form a diode string, for example, a diode string composed of three diodes, in the region of the second N-well 106, along the Z-axis direction of the device, and the third side in turn P well 107, third N well 108, fourth P well 10 9.
  • the fourth N-well 110, the fifth P-well 111, the fifth N-well 112, and the sixth N-well 127, and the fifth P+ implant region 121 and the fifth N+ implant region 122 are respectively inserted in the plurality of P-wells.
  • the six P+ implant region 123, the sixth N+ implant region 124, the seventh P+ implant region 125, and the seventh N+ implant region 126 can form a diode string composed of three diodes through a specific metal connection, and finally utilize a metal wiring design method.
  • An ESD protection device for bidirectional diode string triggered SCR structure composed of a diode string and a bidirectional SCR structure can be realized, and the preparation method and characteristics thereof can be described in detail by taking an ESD protection device of a bidirectional three diode trigger SCR structure as an example;
  • a deep N well 102 is prepared on the P substrate 101, and a first P well 103, a first N well 104, a second P well 105, and a second N well 106 are sequentially disposed from left to right in the surface region of the deep N well 102.
  • the left edge of the first P well 103 is connected to the left edge of the deep N well 102
  • the right side of the first P well 103 is connected to the left side of the first N well 104
  • the right side of the first N well 104 is
  • the left edge of the second P well 105 is connected
  • the right edge of the second P well 105 is connected to the left side of the second N well 106
  • the right edge of the second N well 106 is connected to the right edge of the deep N well 102.
  • a first P+ implant region 113 and a first N+ implant region 114 are sequentially disposed from left to right in a surface region of the first P well 103, and a second P+ implant is sequentially disposed from left to right in a surface region of the first N well 104.
  • the region 115 and the second N+ implant region 116 are provided with a third P+ implant region 117 and a third N+ implant region 118 in order from the left to the right in the surface region of the second P well 105, in the surface region of the second N well 106.
  • a fourth P+ implantation region 119 and a fourth N+ implantation region 120 are sequentially disposed from left to right;
  • a third P well 107, a third N well 108, a fourth P well 109, a fourth N well 110, a fifth P well 111, and a fifth N well are sequentially disposed from the bottom to the top in the surface region of the second N well 106.
  • the lower side of the second N well 106 is connected to the lower side of the deep N well 102
  • the upper side of the second N well 106 is connected to the lower side of the third P well 107
  • the upper side and the third side of the third P well 107 are connected.
  • the lower side of the N well 108 is connected, the upper side of the third N well 108 is connected to the lower side of the fourth P well 109, and the upper side of the fourth P well 109 is connected to the lower side of the fourth N well 110, the fourth N well
  • the upper side of 110 is connected to the lower side of the fifth P well 111
  • the upper side of the fifth P well 111 is connected to the lower side of the fifth N well 112
  • a fifth P+ implant region 121 and a fifth N+ implant region 122 are sequentially disposed from the bottom to the top in the surface region of the third P well 107
  • a sixth region is provided in the surface region of the fourth P well 109 from bottom to top.
  • the P+ implant region 123 and the sixth N+ implant region 124 are provided with a seventh P+ implant region 125 and a seventh N+ implant region 126 in order from the bottom to the top in the surface region of the fifth P well 111; the first N+ implant region 114 and the first A metal 201 is connected, and the second P+ implant region 115 is connected to the second metal 202, and the second N+
  • the entry region 116 is connected to the third metal 203, the third N+ implant region 118 is connected to the fourth metal 204, the fourth P+ implant region 119 is connected to the fifth metal 205, and the fourth N+ implant region 120 is connected to the sixth metal 206.
  • a P+ implant region 113 is connected to the seventh metal 207, a third P+ implant region 117 is connected to the eighth metal 208, a fifth P+ implant region 121 is connected to the ninth metal 209, and a fifth N+ implant region 122 is connected to the tenth metal 210.
  • the sixth P+ implant region 123 is connected to the eleventh metal 211, the sixth N+ implant region 124 is connected to the twelfth metal 212, the seventh P+ implant region 125 is connected to the thirteenth metal 213, and the seventh N+ implant region 126 is The fourteenth metal 214 is connected;
  • the third metal 203, the sixth metal 206, and the ninth metal 209 are all connected to the seventeenth metal 217, and the seventh metal 207, the eighth metal 208, and the fourteenth metal 214 are all connected to the twentieth metal 220, and the tenth metal 210 and the eleventh metal 211 are both connected to the eighteenth metal 218, and the twelfth metal 212 and the thirteenth metal 213 are both connected to the nineteenth metal 219;
  • the first metal 201 and the second metal 202 are both connected to the fifteenth metal 215, and the first electrode 301 is taken out from the fifteenth metal 215 to serve as a metal anode (positive conduction) or a metal cathode (reverse conduction) of the device. ;
  • the fourth metal 204 and the fifth metal 205 are both connected to the sixteenth metal 216, and the second electrode 302 is taken out from the sixteenth metal 216 to serve as a metal cathode (forward conduction) or a metal anode (reverse conduction) of the device. .
  • a mask is used to prepare a plate, and a plurality of P-wells are interposed at intervals. Each of the P-wells is isolated by an N-well, and a different number of diodes can be prepared to form a diode-string-assisted starting path. Inhibition of the Darlington effect;
  • the first electrode 301 is used as the metal anode of the device, and the second electrode 302 is used as the metal cathode of the device, because the first N+ implant region 114 and the first P well 103, the first N well 104 and the second P well 105,
  • the two N wells 106 and the fourth P+ implant regions 119 both form a reverse biased PN junction, wherein the reverse biased PN junction formed by the first N well 104 and the second P well 105 is an avalanche breakdown junction of the SCR formed by the well division.
  • the diode-assisted trigger path can be turned on, thereby reducing the trigger voltage and turn-on time of the device;
  • the first electrode 301 serves as a metal cathode of the device, and when the second electrode 302 serves as a metal anode of the device, due to the third N+ implant region 118 and the second P well 105, the first N well 104 and the second P+ implant region 115, The first N well 104 and the first P well 103 both form a reverse biased PN junction, wherein the reverse biased PN junction formed by the first N well 104 and the first P well 103 is an avalanche breakdown junction of the SCR formed by the well division.
  • the diode-assisted trigger path can be turned on, thereby reducing the trigger voltage and turn-on time of the device;
  • the trigger voltage can be controlled by increasing or decreasing the number of diodes formed by the well division, making the device more widely used in the low voltage field.
  • the first electrode 301 is used as the metal anode of the device, and when the second electrode 302 is used as the metal cathode of the device, the parasitic PNP tube T1 is composed of the second P+ implant region 115, the first N well 104 and the second P well 105.
  • An N-well 104, a second P-well 105 and a third N+ implant region 118 form a parasitic NPN transistor T2, and the PNP transistor T1 and the NPN transistor T2 form an SCR structure current bleed path;
  • the first electrode 301 serves as a metal cathode of the device,
  • the fourth P+ implant region 119, the second N well 106, the deep N well 102, the first N well 104, and the first P well 103 constitute a parasitic PNP tube T1.
  • the two N well 106, the deep N well 102, the first N well 104, the first P well 103 and the first N+ implant region 114 constitute a parasitic NPN transistor T2, and the PNP tube T1 and the NPN tube T2 constitute an SCR structure current discharge path. .

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thyristors (AREA)

Abstract

一种双向二极管串触发SCR结构的ESD保护器件，属于集成电路的静电放电保护领域。该ESD保护器件包括用分割阱技术形成的二极管串、双向SCR结构和金属线；在P衬底（101）上设置深N阱（102），在深N阱（102）的表面区域从左至右依次设有第一P阱（103）、第一N阱（104）、第二P阱（105）和第二N阱（106），每个阱中均设置P+注入区（113,115,117,119）和N+注入区（114,116,118,120）；在第二N阱（106）区域内间隔插入P阱（107,109,111），每一个P阱（107,109,111）的四周均通过N阱（106）隔离，每个P阱（107,109,111）中分别设置一对P+注入区和N+注入区；金属线连接注入区，并从金属线中引出正负电极用于正向通导和反向通导。该ESD保护器件可以通过增加或者减少由分割阱形成的二极管的个数控制触发电压，使器件在低压领域内有更广泛的应用。

Description

一种双向二极管串触发SCR结构的ESD保护器件 技术领域
本发明属于集成电路的静电放电保护领域，具体涉及一种双向二极管串触发SCR结构的ESD保护器件，可用于提高片上IC的ESD保护可靠性。
 背景技术
随着集成电路（IC）的广泛应用及集成制造工艺特征尺寸的日益减小，IC产品的工作电压逐渐降低，片上IC的静电放电（ESD）防护面临着更大的挑战。尤其随着射频电路的快速发展，低压及射频IC的ESD防护，在低触发电压、小寄生电容与强ESD鲁棒性等方面，均对片上IC的ESD防护设计工作提出了严苛的ESD防护需求。传统的MOS管、二极管等ESD防护方案因电容寄生效应较大或触发电压较高等因素，难以适应当前电子产品尤其射频IC的ESD防护发展趋势。
已有的二极管触发SCR的ESD防护方案存在触发电压不便调节，版图面积较大，单位面积的ESD鲁棒性不高及ESD脉冲单向防护等问题，在实际电子工程，尤其是射频IC的ESD防护应用中，受到一定的限制。本发明提出的一种双向二极管串触发SCR结构的ESD保护器件，可有效解决当前二极管触发SCR的ESD防护方案中存在的技术问题，通过利用阱分割技术与器件纵向版图层次的延伸设计，结合一定的金属布线方法，可在不增加器件版图面积的前提下，获得一种触发电压可调的双向二极管触发SCR结构的ESD防护器件。
 技术问题
针对现有技术存在的问题，本发明旨在提供一种双向二极管串触发SCR结构的ESD保护器件。
 技术解决方案
本发明的技术方案：
一种双向二极管串触发SCR结构的ESD保护器件，该ESD保护器件包括用分割阱技术形成的二极管串、双向SCR结构和金属线；
所述的双向SCR结构及二极管串包括P衬底、深N阱、第一P阱、第一N阱、第二P阱、第二N阱、第一P+注入区、第一N+注入区、第二P+注入区、第二N+注入区、第三P+注入区、第三N+注入区、第四P+注入区和第四N+注入区；其中，P衬底上设置深N阱，在深N阱的表面区域从左至右依次设有第一P阱、第一N阱、第二P阱和第二N阱；第一P阱的左侧边缘与深N阱的左侧边缘相连，第一P阱的右侧与第一N阱的左侧相连，第一N阱的右侧与第二P阱的左侧边缘相连，第二P阱的右侧边缘与第二N阱的左侧相连，第二N阱的右侧边缘与深N阱的右侧边缘相连；在第一P阱的表面区域从左至右依次设有第一P+注入区和第一N+注入区，在第一N阱的表面区域从左至右依次设有第二P+注入区和第二N+注入区，在第二P阱的表面区域从左至右依次设有第三P+注入区和第三N+注入区，在第二N阱的表面区域从左至右依次设有第四P+注入区和第四N+注入区；
所述第二N阱区域内，利用掩膜制备版，间隔插入P阱，每一个P阱的四周均通过N阱隔离，制备不同数目的二极管，以形成所述二极管串，二极管串辅助出发路径可有效的抑制达林顿效应；每个P阱的表面区域分别设置一对P+注入区和N+注入区；通过增加或减少由阱分割形成的二极管的个数来控制触发电压，确保ESD保护器件在低压领域内的应用；
所述的金属线用于连接注入区，并从金属线中引出两个电极分别作为保护器件的正向通导和反向通导，确保通过阱分割形成的二极管辅助触发路径导通，从而降低器件的触发电压和开启时间。
当ESD保护器件为双向三个二极管触发SCR结构时，在所述第二N阱区域内，沿ESD保护器件Z轴方向，靠右侧依次插入第三P阱、第三N阱、第四P阱、第四N阱、第五P阱、第五N阱、第六N阱，在P阱内分别插入第五P+注入区、第五N+注入区、第六P+注入区、第六N+注入区、第七P+注入区、第七N+注入区；其中，第二N阱的下侧与深N阱的下侧相连，第二N阱的上侧与第三P阱的下侧相连，第三P阱的上侧与第三N阱的下侧相连，第三N阱的上侧与第四P阱的下侧相连，第四P阱的上侧与第四N阱的下侧相连，第四N阱的上侧与第五P阱的下侧相连，第五P阱的上侧与第五N阱的下侧相连，第五N阱的上侧与深N阱的上侧相连，在第三P阱的表面区域从下到上依次设有第五P+注入区和第五N+注入区，在第四P阱的表面区域从下到上依次设有第六P+注入区和第六N+注入区，在第五P阱的表面区域从下到上依次设有第七P+注入区和第七N+注入区；
第一N+注入区与第一金属相连，第二P+注入区与第二金属相连，第二N+注入区与第三金属相连，第三N+注入区与第四金属相连，第四P+注入区与第五金属相连，第四N+注入区与第六金属相连，第一P+注入区与第七金属相连，第三P+注入区与第八金属相连，第五P+注入区与第九金属相连，第五N+注入区与第十金属相连，第六P+注入区与第十一金属相连，第六N+注入区与第十二金属相连，第七P+注入区与第十三金属相连，第七N+注入区与第十四金属相连；
第三金属、第六金属和第九金属均与第十七金属相连，第七金属、第八金属和第十四金属均与第二十金属相连，第十金属和第十一金属均与第十八金属相连，第十二金属和第十三金属均与第十九金属相连；
第一金属和第二金属均与第十五金属相连，从第十五金属引出第一电极；用作器件的金属阳极-正向导通或者金属阴极-反向导通；
第四金属和第五金属均与第十六金属相连，从第十六金属引出第二电极，用作器件的金属阴极-正向导通或者金属阳极-反向导通。
当第一电极用作器件的金属阳极，第二电极用作器件的金属阴极时，由于第一N+注入区与第一P阱、第一N阱与第二P阱、第二N阱与第四P+注入区均构成反偏PN结，其中由第一N阱与第二P阱构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径可以导通，从而降低器件的触发电压和开启时间；
当第一电极用作器件的金属阴极，第二电极用作器件的金属阳极时，由于第三N+注入区与第二P阱、第一N阱与第二P+注入区、第一N阱和第一P阱均构成反偏PN结，其中由第一N阱与第一P阱构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径可以导通，从而降低器件的触发电压和开启时间；
当第一电极用作器件的金属阳极，第二电极用作器件的金属阴极时，由第二P+注入区、第一N阱和第二P阱构成寄生PNP管T1，由第一N阱、第二P阱和第三N+注入区构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径；
当第一电极用作器件的金属阴极，第二电极用作器件的金属阳极时，由第四P+注入区、第二N阱、深N阱、第一N阱和第一P阱构成寄生PNP管T1，由第二N阱、深N阱、第一N阱、第一P阱和第一N+注入区，构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径。
 有益效果
本发明的有益效果：本发明利用分割阱技术形成的二极管串和双向SCR结构，结合特殊的金属布线方法，以灵活控制器件的触发电压和维持电压，提高器件的ESD鲁棒性，实现双向ESD防护。
 附图说明
图1为双向二极管串触发SCR结构的ESD保护器件分割阱示意图。
图2为双向二极管串触发SCR结构的ESD保护器件金属线连接示意图。
图3为第一电极作金属阳极，第二电极作金属阴极时SCR结构电流的泄放路径图。
图4为第一电极作金属阴极，第二电极作金属阳极时SCR结构电流的泄放路径图。
图中：101P衬底；102深N阱；103第一P阱；104第一N阱；105第二P阱；106第二N阱；107第三P阱；108第三N阱；109第四P阱；110第四N阱；111第五P阱；112第五N阱；113第一P+注入区；114第一N+注入区；115第二P+注入区；116第二N+注入区；117第三P+注入区；118第三N+注入区；119第四P+注入区；120第四N+注入区；121第五P+注入区；122第五N+注入区；123第六P+注入区；124第六N+注入区；125第七P+注入区；126第七N+注入区；127第六N阱；201第一金属；202第二金属；203第三金属；204第四金属；205第五金属；206第六金属；207第七金属；208第八金属；209第九金属；210第十金属；211第十一金属；212第十二金属；213第十三金属；214第十四金属；215第十五金属；216第十六金属；217第十七金属；218第十八金属；219第十九金属；220第二十金属；301第一电极；302第二电极。
 本发明的实施方式
下面结合附图和技术方案，进一步说明本发明的具体实施方式。
一种双向二极管串触发SCR结构的ESD保护器件，其包括利用分割阱技术形成的二极管串和双向SCR结构，结合特殊的金属布线方法，以灵活控制器件的触发电压和维持电压，提高器件的ESD鲁棒性，实现双向ESD防护，主要包括由P衬底101、深N阱102、第一P阱103、第一N阱104、第二P阱105、第二N阱106、第一P+注入区113、第一N+注入区114、第二P+注入区115、第二N+注入区116、第三P+注入区117、第三N+注入区118、第四P+注入区119和第四N+注入区12 0构成的双向SCR结构和二极管串，分割阱技术的主要特征在于：在第二N阱106区域内，利用掩膜制备版，间隔插入若干个P阱，每一个P阱的四周均通过N阱隔离，可制备不同数目的二极管，以形成二极管串，以由三个二极管构成的二极管串为例，通过在第二N阱106区域内，沿器件Z轴方向，靠右侧依次插入第三P阱107、第三N阱108、第四P阱109、第四N阱110、第五P阱111、第五N阱112、第六N阱127，以及在若干个P阱内分别插入第五P+注入区121、第五N+注入区122、第六P+注入区123、第六N+注入区124、第七P+注入区125、第七N+注入区126，通过特定的金属连接，可形成由三个二极管构成的二极管串，最后利用金属布线设计方法，可实现一种由二极管串和双向SCR结构构成的双向二极管串触发SCR结构的ESD保护器件，其制备方法及特征可通过一双向三个二极管触发SCR结构的ESD保护器件为例做详细说明；
在P衬底101上制备深N阱102，在深N阱102的表面区域从左至右依次设有第一P阱103、第一N阱104、第二P阱105、第二N阱106，第一P阱103的左侧边缘与深N阱102的左侧边缘相连，第一P阱103的右侧与第一N阱104的左侧相连，第一N阱104的右侧与第二P阱105的左侧边缘相连，第二P阱105的右侧边缘与第二N阱106的左侧相连，第二N阱106的右侧边缘与深N阱102的右侧边缘相连，在第一P阱103的表面区域从左至右依次设有第一P+注入区113和第一N+注入区114，在第一N阱104的表面区域从左至右依次设有第二P+注入区115和第二N+注入区116，在第二P阱105的表面区域从左至右依次设有第三P+注入区117和第三N+注入区118，在第二N阱106的表面区域从左至右依次设有第四P+注入区119和第四N+注入区120；
在第二N阱106的表面区域从下到上依次设有第三P阱107、第三N阱108、第四P阱109、第四N阱110、第五P阱111、第五N阱112，第二N阱106的下侧与深N阱102的下侧相连，第二N阱106的上侧与第三P阱107的下侧相连，第三P阱107的上侧与第三N阱108的下侧相连，第三N阱108的上侧与第四P阱109的下侧相连，第四P阱109的上侧与第四N阱110的下侧相连，第四N阱110的上侧与第五P阱111的下侧相连，第五P阱111的上侧与第五N阱112的下侧相连，第五N阱112的上侧与深N阱102的上侧相连，在第三P阱107的表面区域从下到上依次设有第五P+注入区121和第五N+注入区122，在第四P阱109的表面区域从下到上依次设有第六P+注入区123和第六N+注入区124，在第五P阱111的表面区域从下到上依次设有第七P+注入区125和第七N+注入区126；第一N+注入区114与第一金属201相连，第二P+注入区115与第二金属202相连，第二N+注入区116与第三金属203相连，第三N+注入区118与第四金属204相连，第四P+注入区119与第五金属205相连，第四N+注入区120与第六金属206相连，第一P+注入区113与第七金属207相连，第三P+注入区117与第八金属208相连，第五P+注入区121与第九金属209相连，第五N+注入区122与第十金属210相连，第六P+注入区123与第十一金属211相连，第六N+注入区124与第十二金属212相连，第七P+注入区125与第十三金属213相连，第七N+注入区126与第十四金属214相连；
第三金属203、第六金属206和第九金属209均与第十七金属217相连，第七金属207、第八金属208和第十四金属214均与第二十金属220相连，第十金属210和第十一金属211均与第十八金属218相连，第十二金属212和第十三金属213均与第十九金属219相连；
第一金属201和第二金属202均与第十五金属215相连，再从第十五金属215引出第一电极301，用作器件的金属阳极（正向导通）或者金属阴极（反向导通）；
第四金属204和第五金属205均与第十六金属216相连，再从第十六金属216引出第二电极302，用作器件的金属阴极（正向导通）或者金属阳极（反向导通）。
在第二N阱106区域内，利用掩膜制备版，间隔插入若干个P阱，每一个P阱的四周均通过N阱隔离，可制备不同数目的二极管，以形成二极管串辅助出发路径可有效的抑制达林顿效应；
第一电极301用作器件的金属阳极，第二电极302用作器件的金属阴极时，由于第一N+注入区114与第一P阱103、第一N阱104与第二P阱105、第二N阱106与第四P+注入区119均构成反偏PN结，其中由第一N阱104与第二P阱105构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径可以导通，从而降低器件的触发电压和开启时间；
第一电极301用作器件的金属阴极，第二电极302用作器件的金属阳极时，由于第三N+注入区118与第二P阱105、第一N阱104与第二P+注入区115、第一N阱104和第一P阱103均构成反偏PN结，其中由第一N阱104与第一P阱103构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径可以导通，从而降低器件的触发电压和开启时间；
通过增加或者减少由阱分割形成的二极管的个数可以控制触发电压，使器件在低压领域内有更广泛的应用。
第一电极301用作器件的金属阳极，第二电极302用作器件的金属阴极时，由第二P+注入区115、第一N阱104和第二P阱105构成寄生PNP管T1，由第一N阱104、第二P阱105和第三N+注入区118构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径；第一电极301用作器件的金属阴极，第二电极302用作器件的金属阳极时，由第四P+注入区119、第二N阱106、深N阱102、第一N阱104和第一P阱103构成寄生PNP管T1，由第二N阱106、深N阱102、第一N阱104、第一P阱103和第一N+注入区114，构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径。

Claims (4)

  1. 一种双向二极管串触发SCR结构的ESD保护器件，其特征在于，该ESD保护器件包括利用分割阱技术形成的二极管串、双向SCR结构和金属线，
    所述的双向SCR结构及二极管串包括P衬底（101）、深N阱（102）、第一P阱（103）、第一N阱（104）、第二P阱（105）、第二N阱（106）、第一P+注入区（113）、第一N+注入区（114）、第二P+注入区（115）、第二N+注入区（116）、第三P+注入区（117）、第三N+注入区（118）、第四P+注入区（119）和第四N+注入区（120）；其中，P衬底（101）上设置深N阱（102），在深N阱（102）的表面区域从左至右依次设有第一P阱（103）、第一N阱（104）、第二P阱（105）和第二N阱（106）；第一P阱（103）的左侧边缘与深N阱（102）的左侧边缘相连，第一P阱（103）的右侧与第一N阱（104）的左侧相连，第一N阱（104）的右侧与第二P阱（105）的左侧边缘相连，第二P阱（105）的右侧边缘与第二N阱（106）的左侧相连，第二N阱（106）的右侧边缘与深N阱（102）的右侧边缘相连；在第一P阱（103）的表面区域从左至右依次设有第一P+注入区（113）和第一N+注入区（114），在第一N阱（104）的表面区域从左至右依次设有第二P+注入区（115）和第二N+注入区（116），在第二P阱（105）的表面区域从左至右依次设有第三P+注入区（117）和第三N+注入区（118），在第二N阱（106）的表面区域从左至右依次设有第四P+注入区（119）和第四N+注入区（120）；
    所述第二N阱（106）区域内，利用掩膜制备版，间隔插入若干个P阱，每一个P阱的四周均通过N阱隔离，制备不同数目的二极管，以形成二极管串，二极管串辅助出发路径可有效的抑制达林顿效应；每个P阱的表面区域分别设置一对P+注入区和N+注入区，通过增加或减少由阱分割形成的二极管的个数来控制触发电压；
    所述的金属线用于连接注入区，并从金属线中引出两个电极分别作为ESD保护器件的正向通导和反向通导，确保通过阱分割形成的二极管辅助触发路径导通，从而降低ESD保护器件的触发电压和开启时间。
  2. 根据权利要求1所述的ESD保护器件，其特征还在于，当ESD保护器件为双向三个二极管触发SCR结构时，在所述第二N阱（106）区域内，沿ESD保护器件Z轴方向，靠右侧依次插入第三P阱（107）、第三N阱（108）、第四P阱（109）、第四N阱（110）、第五P阱（111）、第五N阱（112）、第六N阱（127），在P阱内分别插入第五P+注入区（121）、第五N+注入区（122）、第六P+注入区（123）、第六N+注入区（124）、第七P+注入区（125）、第七N+注入区（126）；其中，第二N阱（106）的下侧与深N阱（102）的下侧相连，第二N阱（106）的上侧与第三P阱（107）的下侧相连，第三P阱（107）的上侧与第三N阱（108）的下侧相连，第三N阱（108）的上侧与第四P阱（109）的下侧相连，第四P阱（109）的上侧与第四N阱（110）的下侧相连，第四N阱（110）的上侧与第五P阱（111）的下侧相连，第五P阱（111）的上侧与第五N阱（112）的下侧相连，第五N阱（112）的上侧与深N阱（102）的上侧相连，在第三P阱（107）的表面区域从下到上依次设有第五P+注入区（121）和第五N+注入区（122），在第四P阱（109）的表面区域从下到上依次设有第六P+注入区（123）和第六N+注入区（124），在第五P阱（111）的表面区域从下到上依次设有第七P+注入区（125）和第七N+注入区（126）；
    第一N+注入区（114）与第一金属（201）相连，第二P+注入区（115）与第二金属（202）相连，第二N+注入区（116）与第三金属（203）相连，第三N+注入区（118）与第四金属（204）相连，第四P+注入区（119）与第五金属（205）相连，第四N+注入区（120）与第六金属（206）相连，第一P+注入区（113）与第七金属（207）相连，第三P+注入区（117）与第八金属（208）相连，第五P+注入区（121）与第九金属（209）相连，第五N+注入区（122）与第十金属（210）相连，第六P+注入区（123）与第十一金属（211）相连，第六N+注入区（124）与第十二金属（212）相连，第七P+注入区（125）与第十三金属（213）相连，第七N+注入区（126）与第十四金属（214）相连；
    第三金属（203）、第六金属（206）和第九金属（209）均与第十七金属（217）相连，第七金属（207）、第八金属（208）和第十四金属（214）均与第二十金属（220）相连，第十金属（210）和第十一金属（211）均与第十八金属（218）相连，第十二金属（212）和第十三金属（213）均与第十九金属（219）相连；
    第一金属（201）和第二金属（202）均与第十五金属（215）相连，从第十五金属（215）引出第一电极（301），用作ESD保护器件的金属阳极-正向导通或者金属阴极-反向导通；
    第四金属（204）和第五金属（205）均与第十六金属（216）相连，从第十六金属（216）引出第二电极（302），用作ESD保护器件的金属阴极-正向导通或者金属阳极-反向导通。
  3. 根据权利要求2所述的ESD保护器件，其特征在于，当第一电极（301）用作ESD保护器件的金属阳极，第二电极（302）用作ESD保护器件的金属阴极时，由于第一N+注入区（114）与第一P阱（103）、第一N阱（104）与第二P阱（105）、第二N阱（106）与第四P+注入区（119）均构成反偏PN结，其中由第一N阱（104）与第二P阱（105）构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径导通，从而降低ESD保护器件的触发电压和开启时间；
    当第一电极（301）用作ESD保护器件的金属阴极，第二电极（302）用作ESD保护器件的金属阳极时，由于第三N+注入区（118）与第二P阱（105）、第一N阱（104）与第二P+注入区（115）、第一N阱（104）和第一P阱（103）均构成反偏PN结，其中由第一N阱（104）与第一P阱（103）构成的反偏PN结为SCR的雪崩击穿结，通过阱分割形成的二极管辅助触发路径导通，从而降低ESD保护器件的触发电压和开启时间。
  4. 根据权利要求2或3所述的ESD保护器件，其特征在于，当第一电极（301）用作ESD保护器件的金属阳极，第二电极（302）用作ESD保护器件的金属阴极时，由第二P+注入区（115）、第一N阱（104）和第二P阱（105）构成寄生PNP管T1，由第一N阱（104）、第二P阱（105）和第三N+注入区（118）构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径；当第一电极（301）用作ESD保护器件的金属阴极，第二电极（302）用作ESD保护器件的金属阳极时，由第四P+注入区（119）、第二N阱（106）、深N阱（102）、第一N阱（104）和第一P阱（103）构成寄生PNP管T1，由第二N阱（106）、深N阱（102）、第一N阱（104）、第一P阱（103）和第一N+注入区（114），构成寄生NPN管T2，由PNP管T1和NPN管T2构成SCR结构电流泄放路径。
PCT/CN2018/087305 2018-05-17 2018-05-17 一种双向二极管串触发scr结构的esd保护器件 Ceased WO2019218304A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US16/618,694 US11069675B2 (en) 2018-05-17 2018-05-17 ESD protection device with bidirectional diode string-triggering SCR structure
PCT/CN2018/087305 WO2019218304A1 (zh) 2018-05-17 2018-05-17 一种双向二极管串触发scr结构的esd保护器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/087305 WO2019218304A1 (zh) 2018-05-17 2018-05-17 一种双向二极管串触发scr结构的esd保护器件

Publications (1)

Publication Number Publication Date
WO2019218304A1 true WO2019218304A1 (zh) 2019-11-21

Family

ID=68539543

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/087305 Ceased WO2019218304A1 (zh) 2018-05-17 2018-05-17 一种双向二极管串触发scr结构的esd保护器件

Country Status (2)

Country Link
US (1) US11069675B2 (zh)
WO (1) WO2019218304A1 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11626719B2 (en) * 2020-03-31 2023-04-11 Taiwan Semiconductor Manufacturing Company, Ltd. Electrostatic discharge (ESD) protection circuit and method of operating the same
CN113972202A (zh) 2020-07-23 2022-01-25 长鑫存储技术有限公司 静电保护器件
US11444076B2 (en) 2020-08-03 2022-09-13 Globalfoundries U.S. Inc. Integrated circuit structure with avalanche junction to doped semiconductor over semiconductor well
CN114843262B (zh) * 2022-05-09 2022-11-08 江南大学 一种面向低功耗电源管理芯片的静电浪涌防护电路
US12550448B2 (en) * 2022-09-19 2026-02-10 International Business Machines Corporation Protection diode to prevent charge damage during MOL
CN115621277B (zh) * 2022-10-25 2025-08-19 杭州树芯电子科技有限公司 用于esd防护的pwell隔离的栅控二极管触发scr器件
CN115513201B (zh) * 2022-10-26 2024-06-04 湖南静芯微电子技术有限公司 高维持低阻均匀导通双向可控硅静电防护器件及制作方法
EP4376078A1 (en) * 2022-11-25 2024-05-29 Nexperia B.V. A data transmission system
US12402416B2 (en) 2023-09-25 2025-08-26 Taiwan Semiconductor Manufacturing Company, Ltd. Electrostatic discharge diodes with different sizes and methods of manufacturing thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101816069A (zh) * 2007-10-08 2010-08-25 英特赛尔美国股份有限公司 可调电压隔离地对地esd钳位电路
CN102054861A (zh) * 2009-11-05 2011-05-11 上海宏力半导体制造有限公司 双向晶闸管以及静电保护电路
CN103606548A (zh) * 2013-12-09 2014-02-26 江南大学 一种齐纳击穿的小回滞scr结构的高压esd保护器件
CN105633074A (zh) * 2016-03-10 2016-06-01 湖南静芯微电子技术有限公司 一种由反偏二极管触发的双向可控硅器件
US20180096986A1 (en) * 2016-09-30 2018-04-05 Electronics And Telecommunications Research Institute Esd protection diode and electronic device including the same
CN108695316A (zh) * 2018-05-17 2018-10-23 江南大学 一种双向二极管串触发scr结构的esd保护器件

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW421874B (en) * 1998-01-09 2001-02-11 Winbond Electronics Corp Integrated structure for output buffer and silicon controlled rectifier
JP2006245276A (ja) * 2005-03-03 2006-09-14 Toshiba Corp 半導体集積回路装置
US7911750B2 (en) * 2008-02-27 2011-03-22 Freescale Semiconductor, Inc. Resistor triggered electrostatic discharge protection
JP2011049315A (ja) * 2009-08-26 2011-03-10 Toshiba Corp 半導体集積回路
US8324658B2 (en) * 2010-02-01 2012-12-04 Taiwan Semiconductor Manufacturing Co., Ltd. ESD protection circuit for RFID tag
US8796731B2 (en) * 2010-08-20 2014-08-05 International Business Machines Corporation Low leakage, low capacitance electrostatic discharge (ESD) silicon controlled recitifer (SCR), methods of manufacture and design structure
US9245614B2 (en) * 2011-07-29 2016-01-26 Renesas Electronics Corporation Semiconductor device and method of manufacturing semiconductor device
US8947841B2 (en) * 2012-02-13 2015-02-03 Analog Devices, Inc. Protection systems for integrated circuits and methods of forming the same
JP2014135398A (ja) * 2013-01-10 2014-07-24 Fujitsu Semiconductor Ltd 半導体記憶装置
CN105405844B (zh) * 2015-12-23 2018-12-18 电子科技大学 一种用于esd保护的自偏置堆栈式scr器件
US10439024B2 (en) * 2016-06-13 2019-10-08 Texas Instruments Incorporated Integrated circuit with triple guard wall pocket isolation
JP6776192B2 (ja) * 2017-06-28 2020-10-28 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101816069A (zh) * 2007-10-08 2010-08-25 英特赛尔美国股份有限公司 可调电压隔离地对地esd钳位电路
CN102054861A (zh) * 2009-11-05 2011-05-11 上海宏力半导体制造有限公司 双向晶闸管以及静电保护电路
CN103606548A (zh) * 2013-12-09 2014-02-26 江南大学 一种齐纳击穿的小回滞scr结构的高压esd保护器件
CN105633074A (zh) * 2016-03-10 2016-06-01 湖南静芯微电子技术有限公司 一种由反偏二极管触发的双向可控硅器件
US20180096986A1 (en) * 2016-09-30 2018-04-05 Electronics And Telecommunications Research Institute Esd protection diode and electronic device including the same
CN108695316A (zh) * 2018-05-17 2018-10-23 江南大学 一种双向二极管串触发scr结构的esd保护器件

Also Published As

Publication number Publication date
US20200091138A1 (en) 2020-03-19
US11069675B2 (en) 2021-07-20

Similar Documents

Publication Publication Date Title
US11069675B2 (en) ESD protection device with bidirectional diode string-triggering SCR structure
CN108695316B (zh) 一种双向二极管串触发scr结构的esd保护器件
CN107658295B (zh) 一种全对称双栅控二极管触发scr结构的双向esd保护抗闩锁器件
CN106876389B (zh) 一种具有阻容二极管辅助触发scr结构的esd防护器件
CN107017248A (zh) 一种基于浮空阱触发的低触发电压scr结构
CN107680965B (zh) 一种基于scr结构的双mos辅助触发的esd保护器件
CN111048508B (zh) 一种双向lvtscr的esd或浪涌防护方法
CN108807376A (zh) 一种低压mos辅助触发scr的双向瞬态电压抑制器
CN106206569A (zh) 一种基于埋层触发的低触发电压双向scr器件
CN104409454B (zh) 一种nldmos防静电保护管
CN102244105B (zh) 具有高维持电压低触发电压esd特性的晶闸管
CN110880499A (zh) 一种衬底辅助触发与电压钳位的esd/eos防护方法
CN104269402B (zh) 一种堆叠scr‑ldmos的高压esd保护电路
CN206727069U (zh) 一种具有阻容二极管辅助触发scr结构的esd防护器件
CN103165600B (zh) 一种esd保护电路
CN101771040B (zh) 二极管串辅助触发的互补型scr结构
CN102983136A (zh) 一种纵向npn触发的高维持电压的高压esd保护器件
CN211265471U (zh) 一种双向可控硅静电防护器件
CN205388971U (zh) 一种pmos触发ldmos-scr结构的高维持电压esd保护器件
CN106876388A (zh) 一种用于射频端口静电放电防护的可控硅电路
CN103606544A (zh) 一种抗静电释放的ldmos器件
CN112563261B (zh) 一种cmos辅助触发scr结构的高压保护集成电路
CN101752372B (zh) Npn双极型晶体管辅助触发的互补型scr结构
CN108109997A (zh) 一种利用阱分割技术提高低压esd防护性能的方法
CN211858654U (zh) 一种高防护等级单向可控硅静电防护器件

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18918721

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18918721

Country of ref document: EP

Kind code of ref document: A1