WO2019095431A1 - 显示面板及显示装置 - Google Patents

显示面板及显示装置 Download PDF

Info

Publication number
WO2019095431A1
WO2019095431A1 PCT/CN2017/113225 CN2017113225W WO2019095431A1 WO 2019095431 A1 WO2019095431 A1 WO 2019095431A1 CN 2017113225 W CN2017113225 W CN 2017113225W WO 2019095431 A1 WO2019095431 A1 WO 2019095431A1
Authority
WO
WIPO (PCT)
Prior art keywords
display panel
test points
display
display area
test
Prior art date
Application number
PCT/CN2017/113225
Other languages
English (en)
French (fr)
Inventor
陈彩琴
Original Assignee
武汉华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 武汉华星光电半导体显示技术有限公司 filed Critical 武汉华星光电半导体显示技术有限公司
Publication of WO2019095431A1 publication Critical patent/WO2019095431A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays

Definitions

  • the invention relates to a display panel technology, in particular to a display panel and a display device.
  • ESD electrostatic discharge
  • the commonly used methods 1. reduce the crossover design of different metal layers (prevent the accumulation of metal charge in different layers); 2. the peripheral peripheral access driver chip (IC) of the display panel Ground terminal (GND) (the role is to shield the external charge, protect the internal structure of the display panel); 3. Electrostatic discharge (ESD) protection device.
  • AMOLED Active-Matrix Organic Light Emitting Diode
  • FPC flexible circuit board
  • COF Chip On Flex, or, Chip On Film, often referred to as flip chip
  • the present invention provides a display panel and a display device, thereby reducing the risk of ESD caused by the crossing of test points.
  • the present invention provides a display panel including a display area and a non-display area, wherein the non-display area is provided with a plurality of GOA units and a flexible circuit board connected to the GOA unit, and the plurality of GOA units Test points are provided on the input or output respectively.
  • test point is set in a non-display area of the display panel.
  • test point is provided on the input end of the GOA unit.
  • test point array is arranged.
  • test point arrays are arranged in at least one row.
  • test point is provided on the output of the GOA unit.
  • test point array is arranged.
  • test point arrays are arranged in at least one row.
  • the invention also provides a display device comprising the display panel.
  • the invention is disposed on the input end or the output end line of the GOA unit by using the test point, thereby reducing the ESD risk caused by the test point crossing, and reducing the space of the lower boundary of the display panel. .
  • Figure 1 is a wiring diagram of a display panel in the prior art
  • FIG. 2 is a schematic structural view of Embodiment 1 of the present invention.
  • Fig. 3 is a schematic view showing the structure of a second embodiment of the present invention.
  • a signal line of a flexible wiring board 2 (FPC or COF) connected to the GOA unit 11 of the display panel 1 is provided.
  • Multiple test points 3 (Pad) are set up, and these test points are connected to the signal by means of cross-line. Due to the large number of data at the test points, the risk of electrostatic discharge is greatly increased.
  • An improvement in the present invention is the resetting of the test point position without any changes in the remaining devices in the display panel.
  • the present invention discloses a display panel including a display area (AA) and a non-display area (NA).
  • a display area AA
  • a non-display area a plurality of GOA units 11 and a GOA unit are disposed.
  • the test points 3 are respectively arranged on the input ends or the output ends of the plurality of GOA units 11, in particular, the test points 3 are arranged in the non-display area of the display panel.
  • the test point array is arranged, and the test points may be arranged in an array of at least one row, which is not specifically limited herein.
  • the display panel may be an AMOLED panel
  • the GOA unit 11 is an existing technology, which is not specifically limited herein.
  • the AMOLED panel includes at least a substrate, a thin film transistor device layer, and an organic electroluminescent device layer.
  • the present invention reduces the space design of the display panel while changing the position of the test point, thereby eliminating the need for crossover, improving electrostatic discharge (ESD).
  • the shape of the test point 3 may be rectangular or circular.
  • the present invention also discloses a display device using the above display panel.
  • the display panel 1 includes a display area and a non-display area. In the non-display area, a plurality of GOA units 11 and a flexible circuit board connected to the GOA unit 11 are disposed. 2.
  • the test point 3 is respectively disposed on the input end or the output end of the plurality of GOA units 11, and specifically, the test point 3 is disposed in the non-display area of the display panel.
  • the display panel of Embodiment 1 of the present invention includes a display area (AA) and a non-display area (NA), and a plurality of GOA units 11 and a connection with the GOA unit 11 are disposed in the non-display area (NA).
  • the flexible circuit board 2 is provided with test points 3 on the input ends of the plurality of GOA units 11, respectively, and the test points 3 are disposed in the non-display area.
  • the test points 3 are arranged in an array. Specifically, the test points 3 may be arranged in an array of at least one row, and at least two test points 3 in each row. However, the present invention is not limited thereto, and may also be arrayed. Arranged in two rows, the number of test points 3 in the two rows is the same.
  • the test point 3 is used as the corresponding position where the GO A unit 11 is connected to the signal line of the flexible wiring board 2, that is, the test point 3 is connected as the signal line of the GO A unit 11 and the flexible wiring board 2. portion.
  • the display panel 1 of Embodiment 2 of the present invention includes a display area (AA) and a non-display area (NA), and a plurality of GOA units 11 are disposed in the non-display area (NA) and connected to the GOA unit 11. a flexible circuit board 2, wherein the test points 3 are respectively disposed at the output ends of the plurality of GOA units 11 The test point 3 is set in the non-display area.
  • the test points 3 are arranged in an array. Specifically, the test points 3 may be arranged in an array of at least one row, and at least two test points 3 in each row. However, the present invention is not limited thereto, and may also be arrayed. Arranged in two rows, the number of test points 3 in the two rows is the same.
  • test point 3 is moved to the position of the output end (i.e., the signal output) of the GO A unit 11, and in this way, the crossover can also be avoided.
  • the display device of Embodiment 3 of the present invention includes a display panel 1 including a display area (AA) and a non-display area (NA), and is disposed in the non-display area (NA).
  • the GOA unit 11 and the flexible circuit board 2 connected to the GOA unit 11 are respectively provided with test points 3 on the input ends of the plurality of GOA units 11, and the test points 3 are disposed in the non-display area.
  • the test points 3 are arranged in an array. Specifically, the test points 3 may be arranged in an array of at least one row, and at least two test points 3 in each row. However, the present invention is not limited thereto, and may also be arrayed. Arranged in two rows, the number of test points 3 in the two rows is the same.
  • the test point 3 is used as a corresponding position where the GO A unit 11 is connected to the signal line of the flexible wiring board 2, that is, the test point 3 is connected as a signal line of the GO A unit 11 and the flexible wiring board 2 portion.
  • the display device of the fourth embodiment includes a display panel 1 including a display area (AA) and a non-display area (NA), and a plurality of non-display areas (NA) are disposed.
  • the GOA unit 11 and the flexible circuit board 2 connected to the GOA unit 11 are respectively provided with test points 3 at the outputs of the plurality of GOA units 11, and the test points 3 are disposed in the non-display area.
  • the test points 3 are arranged in an array. Specifically, the test points 3 may be arranged in an array of at least one row, and at least two test points 3 in each row. However, the present invention is not limited thereto, and may also be arrayed. Arranged in two rows, the number of test points 3 in the two rows is the same.
  • test point 3 is moved to the output of GO A unit 11 (ie, signal output) In this way, in this way, cross-line can also be avoided.
  • the present invention reduces the problem of electrostatic discharge ESD by setting test points on the input or output of the GO A unit, thereby also saving the space of the lower boundary of the display panel.

Abstract

一种显示面板（1）及具有该显示面板（1）的显示装置，显示面板（1）包括显示区（AA）和非显示区（NA），非显示区（NA）中设置有多个GOA单元（11）以及与GOA单元（11）连接的柔性线路板（2），多个GOA单元（11）的输入端或输出端上分别设有测试点（3）。与现有技术相比，通过将测试点（3）设置于GOA单元（11）的输入端或输出端线路上，从而减小因测试点（3）跨线所带来的ESD风险，同时可以缩小显示面板（1）下边界的空间。

Description

显示面板及显示装置 技术领域
本发明涉及一种显示面板技术，特别是一种显示面板及显示装置。
背景技术
在显示面板的静电释放(ESD)的防护设计中，经常使用的方法：1.减少不同金属层跨线设计(防止不同层金属电荷积累)；2.显示面板最外围接入驱动芯片(IC)的接地端(GND)(作用是屏蔽外界电荷，保护显示面板内部结构)；3.静电释放(ESD)防护器件。
在AMOLED(Active-matrix organic light emitting diode，有源矩阵有机发光二极体)显示面板中，为了Array测试(阵列测试)和Cell测试(面板测试)，会在显示面板的驱动芯片下方的位置设计很多测试点(pad)，测试时，通过探针接触这些测试点将信号给入到显示面板，但测试点的存在，会在柔性电路板(FPC)或COF(Chip On Flex，or，Chip On Film，常称覆晶薄膜)线路板输入显示面板信号的信号线上引入很多跨线，如图1所示的椭圆形虚线框处，这样存在ESD的风险。
发明内容
为克服现有技术的不足，本发明提供一种显示面板及显示装置，从而减小因测试点跨线所带来的ESD风险。
本发明提供了一种显示面板，所述显示面板包括显示区和非显示区，所述非显示区中设置有多个GOA单元以及与GOA单元连接的柔性线路板，所述多个GOA单元的输入端或输出端上分别设有测试点。
进一步地，所述测试点设置与显示面板的非显示区中。
进一步地，所述测试点设于GOA单元的输入端上。
进一步地，所述测试点阵列排布。
进一步地，所述测试点阵列排布成至少一行。
进一步地，所述测试点设于GOA单元的输出端上。
进一步地，所述测试点阵列排布。
进一步地，所述测试点阵列排布成至少一行。
本发明还提供了一种显示装置，包括所述的显示面板。
本发明与现有技术相比，通过讲测试点设置于GOA单元的输入端或输出端线路上，从而减小因测试点跨线所带来的ESD风险，同时可以缩小显示面板下边界的空间。
附图说明
图1现有技术中显示面板的布线图；
图2是本发明实施例1的结构示意图；
图3是本发明实施例2的结构示意图。
具体实施方式
下面结合附图和实施例对本发明作进一步详细说明。
如图1所示，在现有技术中为了做阵列(Array)测试以及面板(Cell)测试时，会在与显示面板1的GOA单元11连接的柔性线路板2(FPC或COF)的信号线路上设置多个测试点3(Pad)，而这些测试点是通过跨线的方式与信号连线连接，由于测试点的数据众多，这样会大大的增加了静电释放的风险。
本发明中的改进之处在于测试点位置的重新设置，而显示面板中的其余器件均未发生改变。
如图2所示，本发明公开了一种显示面板，所述显示面板1包括显示区(AA)和非显示区(NA)，在非显示区中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输入端或输出端上分别设有测试点3，具体地，测试点3设置与显示面板的非显示区中。具体地，所述测试点阵列排布，测试点可以阵列排布成至少一行，在此不做具体限定。
在本发明中，显示面板可以为AMOLED面板，GOA单元11为现有的技术，在此不做具体限定。
所述AMOLED面板至少包括基板、薄膜晶体管器件层以及有机电致发光器件层。
本发明通过改变测试点的位置，从而不需要跨线，改善了静电释放(ESD)的同时，还减少了显示面板的空间设计。
作为本发明的一种示例，测试点3的形状可以为矩形或者圆形。
本发明还公开了一种显示装置，采用了上述的显示面板，显示面板1包括显示区和非显示区，在非显示区中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输入端或输出端上分别设有测试点3，具体地，测试点3设置与显示面板的非显示区中。
实施例1
如图2所示，本发明实施例1的显示面板包括显示区(AA)和非显示区(NA)，在非显示区(NA)中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输入端上分别设有测试点3，所述测试点3设置在非显示区中。
在实施例1中，所述测试点3阵列排布，具体地，测试点3可阵列排布成至少一行，每行中至少有两个测试点3，但本发明不限于此，还可以阵列排布成两行，两行中测试点3的数量相同。
在实施例1中，将测试点3作为GO A单元11与柔性线路板2的信号线路连接的对应位置处，也就是说测试点3作为GO A单元11与柔性线路板2的信号线路连接的一部分。
实施例2
如图3所示，本发明实施例2的显示面板1包括显示区(AA)和非显示区(NA)，在非显示区(NA)中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输出端上分别设有测试点3， 所述测试点3设置在非显示区中。
在实施例2中，所述测试点3阵列排布，具体地，测试点3可阵列排布成至少一行，每行中至少有两个测试点3，但本发明不限于此，还可以阵列排布成两行，两行中测试点3的数量相同。
在实施例2中，将测试点3移动到GO A单元11的输出端(即信号输出)的位置上，采用这种方式，也可以避免跨线。
实施例3
如图2所示，本发明实施例3的显示装置，包括显示面板1，所述显示面板1包括显示区(AA)和非显示区(NA)，在非显示区(NA)中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输入端上分别设有测试点3，所述测试点3设置在非显示区中。
在实施例3中，所述测试点3阵列排布，具体地，测试点3可阵列排布成至少一行，每行中至少有两个测试点3，但本发明不限于此，还可以阵列排布成两行，两行中测试点3的数量相同。
在实施例3中，将测试点3作为GO A单元11与柔性线路板2的信号线路连接的对应位置处，也就是说测试点3作为GO A单元11与柔性线路板2的信号线路连接的一部分。
实施例4
如图3所示，本实施例4的显示装置，包括显示面板1，所述显示面板1包括显示区(AA)和非显示区(NA)，在非显示区(NA)中设置有多个GOA单元11以及与GOA单元11连接的柔性线路板2，所述多个GOA单元11的输出端上分别设有测试点3，所述测试点3设置在非显示区中。
在实施例4中，所述测试点3阵列排布，具体地，测试点3可阵列排布成至少一行，每行中至少有两个测试点3，但本发明不限于此，还可以阵列排布成两行，两行中测试点3的数量相同。
在实施例4中，将测试点3移动到GO A单元11的输出端(即信号输出) 的位置上，采用这种方式，也可以避免跨线。
本发明通过将测试点设置在GO A单元的输入或输出端上，从而减少跨线，改善静电释放ESD的问题，同时还可以节省显示面板的下边界的空间。
虽然已经参照特定实施例示出并描述了本发明，但是本领域的技术人员将理解：在不脱离由权利要求及其等同物限定的本发明的精神和范围的情况下，可在此进行形式和细节上的各种变化。

Claims (16)

  1. 一种显示面板，其中，所述显示面板包括显示区和非显示区，所述非显示区中设置有多个GOA单元以及与GOA单元连接的柔性线路板，所述多个GOA单元的输入端或输出端上分别设有测试点。
  2. 根据权利要求1所述的显示面板，其中：所述测试点设置与显示面板的非显示区中。
  3. 根据权利要求1所述的显示面板，其中：所述测试点设于GOA单元的输入端上。
  4. 根据权利要求3所述的显示面板，其中：所述测试点阵列排布。
  5. 根据权利要求4所述的显示面板，其中：所述测试点阵列排布成至少一行。
  6. 根据权利要求1所述的显示面板，其中：所述测试点设于GOA单元的输出端上。
  7. 根据权利要求6所述的显示面板，其中：所述测试点阵列排布。
  8. 根据权利要求7所述的显示面板，其中：所述测试点阵列排布成至少一行。
  9. 一种显示装置，其中：包括显示面板，所述显示面板包括显示区和非显示区，所述非显示区中设置有多个GOA单元以及与GOA单元连接的柔性线路板，所述多个GOA单元的输入端或输出端上分别设有测试点。
  10. 根据权利要求9所述的显示装置，其中：所述测试点设置与显示面板的非显示区中。
  11. 根据权利要求9所述的显示装置，其中：所述测试点设于GOA单元的输入端上。
  12. 根据权利要求11所述的显示装置，其中：所述测试点阵列排布。
  13. 根据权利要求12所述的显示装置，其中：所述测试点阵列排布成至少一行。
  14. 根据权利要求9所述的显示装置，其中：所述测试点设于GOA单元的输出端上。
  15. 根据权利要求14所述的显示装置，其中：所述测试点阵列排布。
  16. 根据权利要求15所述的显示装置，其中：所述测试点阵列排布成至少一行。
PCT/CN2017/113225 2017-11-15 2017-11-28 显示面板及显示装置 WO2019095431A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201711131839.9 2017-11-15
CN201711131839.9A CN107749269A (zh) 2017-11-15 2017-11-15 显示面板及显示装置

Publications (1)

Publication Number Publication Date
WO2019095431A1 true WO2019095431A1 (zh) 2019-05-23

Family

ID=61251132

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/113225 WO2019095431A1 (zh) 2017-11-15 2017-11-28 显示面板及显示装置

Country Status (2)

Country Link
CN (1) CN107749269A (zh)
WO (1) WO2019095431A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109448618B (zh) * 2018-12-25 2022-03-25 武汉天马微电子有限公司 一种显示面板、显示装置和显示装置的驱动方法
CN111180609A (zh) * 2020-01-06 2020-05-19 武汉华星光电半导体显示技术有限公司 一种显示面板及其显示装置
CN111681609A (zh) * 2020-06-11 2020-09-18 武汉华星光电半导体显示技术有限公司 一种显示装置和驱动电路检测方法
CN111986607B (zh) * 2020-08-19 2021-12-03 武汉华星光电技术有限公司 显示面板及显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101292168A (zh) * 2005-11-15 2008-10-22 光子动力学公司 利用短路棒和高频时钟信号检验具有集成驱动器ic的tft-lcd的阵列测试
US20120050633A1 (en) * 2010-08-27 2012-03-01 Au Optronics Corp. Lcd panel and fabricating method thereof
CN103208264A (zh) * 2013-04-01 2013-07-17 友达光电(厦门)有限公司 一种用于阵列基板行驱动线路的测试方法
CN103995369A (zh) * 2014-04-18 2014-08-20 京东方科技集团股份有限公司 阵列基板、显示面板及其测试方法
CN104991388A (zh) * 2015-07-17 2015-10-21 京东方科技集团股份有限公司 显示面板、触控面板、液晶显示装置及其测试方法
CN106057109A (zh) * 2016-08-03 2016-10-26 武汉华星光电技术有限公司 一种显示装置及其显示面板
CN107038985A (zh) * 2017-06-02 2017-08-11 京东方科技集团股份有限公司 用于显示面板的驱动模块、显示面板及显示装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030085855A1 (en) * 2001-07-17 2003-05-08 Kabushiki Kaisha Toshiba Array substrate, method of inspecting array substrate, and liquid crystal display
TWI465821B (zh) * 2011-09-09 2014-12-21 Au Optronics Corp 顯示面板以及顯示面板的配向方法
KR102181165B1 (ko) * 2014-03-04 2020-11-23 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 그것을 이용한 액정 표시 장치의 제조 방법
CN105954899B (zh) * 2016-07-08 2019-07-23 武汉华星光电技术有限公司 液晶显示面板以及液晶显示器
CN106057112B (zh) * 2016-08-09 2019-04-16 武汉华星光电技术有限公司 成盒测试电路以及液晶显示基板
CN106527823A (zh) * 2017-01-03 2017-03-22 京东方科技集团股份有限公司 一种触控基板和触控显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101292168A (zh) * 2005-11-15 2008-10-22 光子动力学公司 利用短路棒和高频时钟信号检验具有集成驱动器ic的tft-lcd的阵列测试
US20120050633A1 (en) * 2010-08-27 2012-03-01 Au Optronics Corp. Lcd panel and fabricating method thereof
CN103208264A (zh) * 2013-04-01 2013-07-17 友达光电(厦门)有限公司 一种用于阵列基板行驱动线路的测试方法
CN103995369A (zh) * 2014-04-18 2014-08-20 京东方科技集团股份有限公司 阵列基板、显示面板及其测试方法
CN104991388A (zh) * 2015-07-17 2015-10-21 京东方科技集团股份有限公司 显示面板、触控面板、液晶显示装置及其测试方法
CN106057109A (zh) * 2016-08-03 2016-10-26 武汉华星光电技术有限公司 一种显示装置及其显示面板
CN107038985A (zh) * 2017-06-02 2017-08-11 京东方科技集团股份有限公司 用于显示面板的驱动模块、显示面板及显示装置

Also Published As

Publication number Publication date
CN107749269A (zh) 2018-03-02

Similar Documents

Publication Publication Date Title
CN107219660B (zh) 一种阵列基板、显示面板和显示装置
EP3657308B1 (en) Touch display panel and touch display device
WO2019095431A1 (zh) 显示面板及显示装置
US10510745B2 (en) Array substrate and display device
KR101033463B1 (ko) 액정표시장치용 어레이 기판
US9691314B2 (en) Display panel and display device including the same
KR101917853B1 (ko) 정전기 방지 표시 패널과 그 제조 방법, 및 정전기 방지 표시 패널을 포함하는 표시 장치
US9257068B2 (en) Organic light emitting display device including a redundant element for a test gate line
KR101031713B1 (ko) 박막트랜지스터 기판과 이의 제조방법
US20170194219A1 (en) Array substrate, its manufacturing method and testing method, and display device
US20080303755A1 (en) Organic light emitting display device and mother substrate thereof
US20180218657A1 (en) Electrostatic discharge (esd) and testing composite component, array substrate and display device
CN112711349B (zh) 触控显示屏、触控显示装置
CN102799005A (zh) Tft-lcd窄边框设计中的扇出走线的设计
US10483292B2 (en) Array substrate and display panel
US20220384556A1 (en) Display substrate and display device
KR20200052486A (ko) 표시 장치
US8599324B2 (en) Liquid crystal display apparatus and array substrate thereof
US20060244892A1 (en) Liquid crystal display device
KR101296907B1 (ko) 표시장치
KR20120014315A (ko) 표시 기판 및 이를 포함하는 표시 장치
JP5431993B2 (ja) 表示装置
US20080019166A1 (en) Display substrate and display device having the same
KR102256917B1 (ko) 터치 디스플레이 장치
WO2021042534A1 (zh) 显示屏

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17932241

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17932241

Country of ref document: EP

Kind code of ref document: A1