WO2019041674A1 - Mobile terminal, and chip encapsulation structure for same - Google Patents

Mobile terminal, and chip encapsulation structure for same Download PDF

Info

Publication number
WO2019041674A1
WO2019041674A1 PCT/CN2017/117756 CN2017117756W WO2019041674A1 WO 2019041674 A1 WO2019041674 A1 WO 2019041674A1 CN 2017117756 W CN2017117756 W CN 2017117756W WO 2019041674 A1 WO2019041674 A1 WO 2019041674A1
Authority
WO
WIPO (PCT)
Prior art keywords
chip
substrate
ball
grid array
ball grid
Prior art date
Application number
PCT/CN2017/117756
Other languages
French (fr)
Chinese (zh)
Inventor
吴方
Original Assignee
深圳市江波龙电子有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市江波龙电子有限公司 filed Critical 深圳市江波龙电子有限公司
Publication of WO2019041674A1 publication Critical patent/WO2019041674A1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Definitions

  • the present application belongs to the field of chip packaging technologies, and in particular, to a mobile terminal and a chip package structure thereof.
  • the purpose of the present application is to provide a chip package structure, which aims to solve the technical problem that the prior art chip for a special ball position needs to redesign a suitable printed circuit board, which cannot quickly adapt to market demands and affect chip performance.
  • a chip package structure including a substrate, a chip, and an encapsulant, wherein the substrate includes upper and lower surfaces disposed opposite to each other, and a lower surface of the substrate is provided with a ball a gate array, the chip is disposed on an upper surface of the substrate and electrically connected to the ball grid array through the substrate, the encapsulant is coated on the chip and the chip package is fixed on the chip The upper surface of the substrate.
  • the chip is a DRAM chip.
  • the DRAM chip is a 366 ball LPDDR4 chip
  • the ball grid array is a 200 ball ball grid array.
  • the DRAM chip is a 426 ball LPDDR3 chip
  • the ball grid array is a 168 ball ball grid array.
  • the DRAM chip is a 426 ball LPDDR3 chip
  • the ball grid array is a 178 ball ball grid array.
  • the DRAM chip is a 456 ball LPDDR3 chip
  • the ball grid array is a 168 ball ball grid array.
  • the ball grid array comprises a plurality of spheres, each of which is soldered to a lower surface of the substrate.
  • the side end surface of the encapsulant is flush with the side end surface of the substrate.
  • the encapsulant is an epoxy resin.
  • the chip package structure of the present application electrically connects the chip packaged on the upper surface of the substrate and the ball grid array disposed on the lower surface of the substrate through the arrangement of the substrate, and the ball grid array thus disposed can realize the pair
  • the conversion of the chip does not require redesigning the original printed circuit board, reducing the design time cost, quickly adapting to the market demand, and eliminating the need to redesign the circuit traces, thereby not affecting the signal transmission, thereby ensuring stable product performance. reliable.
  • Another technical solution adopted by the present application is: a mobile terminal including the above chip package structure.
  • the mobile terminal of the present application since the above-mentioned chip package structure is used, the mobile terminal does not need to redesign a new printed circuit board to match the installation of different chips, thereby achieving a reduction in manufacturing cost of the product.
  • FIG. 1 is a schematic structural diagram of a chip package structure according to an embodiment of the present application.
  • first and second are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated.
  • features defining “first” and “second” may include one or more of the features either explicitly or implicitly.
  • the meaning of "a plurality” is two or more unless specifically and specifically defined otherwise.
  • the terms “installation”, “connected”, “connected”, “fixed” and the like shall be understood broadly, and may be either a fixed connection or a detachable connection, unless otherwise explicitly stated and defined. , or integrated; can be mechanical connection, or can be electrical connection; can be directly connected, or can be indirectly connected through an intermediate medium, can be the internal communication of two elements or the interaction of two elements.
  • installation can be understood on a case-by-case basis.
  • an embodiment of the present application provides a chip package structure including a substrate 10 , a chip 20 , and an encapsulant 30 .
  • the substrate 10 includes an upper surface 11 and a lower surface 12 disposed opposite to each other.
  • the lower surface 12 is provided with a ball grid array 40.
  • the chip 20 is disposed on the upper surface 11 of the substrate 10 and electrically connected to the ball grid array 40 through the substrate 10, and the encapsulant 30 is coated on The chip 20 is externally mounted and the chip 20 is packaged and fixed to the upper surface 11 of the substrate 10.
  • the chip package structure of the embodiment of the present invention electrically connects the chip 20 packaged on the upper surface 11 of the substrate 10 and the ball grid array 40 disposed on the lower surface 12 of the substrate 10 through the arrangement of the substrate 10, and thus is disposed.
  • the ball grid array 40 can realize the conversion of the chip 20, thus eliminating the need to redesign the original printed circuit board, reducing the design time cost, quickly adapting to the market demand, and eliminating the need to redesign the circuit traces so as not to affect the signal. Transmission, which in turn ensures stable and reliable product performance.
  • the chip 20 is a DRAM chip.
  • the DRAM chip has a special ball position, then the above package structure can ensure that the printed circuit board does not need to be redesigned, the flexibility of product application is improved, and the introduction cost of the customer product is reduced.
  • the DRAM chip is a 366 ball LPDDR4 chip
  • the ball grid array 40 is a 200 ball ball grid array.
  • the 366 ball LPDDR4 chip with a special ball position is converted into a 200 Ball LPDDR4 chip through the substrate 10.
  • the supplier of the 366 ball LPDDR4 chip can Directly supply 200 Ball's LPDDR4 chip for customers to import, improve product application flexibility and reduce customer product introduction costs.
  • the DRAM chip is a 426 ball LPDDR3 chip
  • the ball grid array 40 is a 168 ball ball grid array.
  • the 426 ball LPDDR3 chip with a special ball position is converted into a 168 Ball LPDDR3 chip through the substrate 10.
  • the supplier of the 426 ball LPDDR3 chip can Direct supply of 168 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
  • the DRAM chip is a 426 ball LPDDR3 chip
  • the ball grid array 40 is a 178 ball ball grid array.
  • the 426 ball LPDDR3 chip with a special ball position is converted into a 178 Ball LPDDR3 chip through the substrate 10.
  • the supplier of the 426 ball LPDDR3 chip can Direct supply of 178 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
  • the DRAM chip is a 456 ball LPDDR3 chip
  • the ball grid array is a 168 ball ball grid array.
  • the 456 ball LPDDR3 chip with a special ball position is converted into a 168 Ball LPDDR3 chip through the substrate 10.
  • the supplier of the 456 ball LPDDR3 chip can Direct supply of 168 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
  • the ball grid array 40 includes a plurality of balls 41 , and each of the balls 41 is electrically connected to the lower surface 12 of the substrate 10 .
  • each of the spheres 41 of the ball grid array 40 is a solder ball, and can be electrically connected to the pads of the lower surface 12 of the substrate 10 by solder paste or solder paste, so that the respective spheres 41 and the substrate of the ball grid array 40 can be ensured. 10 connection stability, and can be electrically connected by solder.
  • the substrate 10 is a printed circuit board, and further, the printed circuit board is a hard printed circuit board.
  • the side end surface of the encapsulant 30 is flush with the side end surface of the substrate 10.
  • the design can make the entire chip package structure flat and regular, which is more advantageous for the installation of the chip package structure, and can save space occupied by the installation.
  • the encapsulant 30 is an epoxy resin.
  • the chip 20 is covered by the encapsulant 30, which improves the long-term stability and safety of the chip package structure provided by the embodiment of the present invention.
  • the embodiment of the present application provides a mobile terminal, which includes the chip package structure described above. Specifically, in the mobile terminal of the embodiment of the present application, since the above-mentioned chip package structure is used, the mobile terminal does not need to redesign a new printed circuit board to match the installation of different chips 20, thereby achieving a reduction in manufacturing cost of the product.
  • the mobile terminal can be a mobile phone or a tablet or other mobile electronic product.

Abstract

A mobile terminal, and chip encapsulation structure for the same. The chip encapsulation structure comprises a substrate (10), a chip (20), and an encapsulating member (30). The substrate (10) comprises an upper surface (11) and a lower surface (12) oppositely located. The lower surface (12) of the substrate (10) is provided with a ball grid array (40). The chip (20) is provided on the upper surface (11) of the substrate (10), and is electrically connected to the ball grid array (40) via the substrate (10). The encapsulating member (30) covers and surrounds the chip (20) and encapsulates and fixes the chip (20) to the upper surface (11) of the substrate (10). By configuring the substrate to electrically connect the chip encapsulated on the upper surface of the substrate and the ball grid array provided at the lower surface of the substrate, the ball grid array enables chip adaptation without re-designing a printed circuit board, thus reducing design time cost, avoiding re-design of circuit wiring, without affecting signal transmission, and accordingly ensuring stable and reliable product performance.

Description

移动终端及其芯片封装结构Mobile terminal and chip package structure thereof 技术领域Technical field
本申请属于芯片封装技术领域,尤其涉及一种移动终端及其芯片封装结构。The present application belongs to the field of chip packaging technologies, and in particular, to a mobile terminal and a chip package structure thereof.
背景技术Background technique
当前市场上有一些特殊球位封装的芯片,比如说DRAM芯片中的426ball的LPDDR3芯片。由于一般的LPDDR3芯片为168ball,如果要将426ball的LPDDR3芯片替代168ball的LPDDR3芯片使用,则需要重新设计印刷电路板用来适配426ball的特殊球位。而这样做的缺点是,重新设计印刷电路板需要付出一定的时间成本,导致不能够快速的适应市场需求;且因为需要重新设计印刷电路板,则电路的走线等需要重新设计,从而影响信号的传输,进而影响产品的性能。因此,对于特殊球位封装芯片的供应商来说,由于需要客户重新设计印刷电路板来适配特殊球位封装芯片,大大地提高产品的推广难度和门槛。There are some special ball-packaged chips on the market, such as the 426ball LPDDR3 chip in the DRAM chip. Since the average LPDDR3 chip is 168ball, if you want to replace the 426ball LPDDR3 chip with the 168ball LPDDR3 chip, you need to redesign the printed circuit board to fit the special ball position of the 426ball. The disadvantage of this is that the redesign of the printed circuit board requires a certain time cost, which makes it impossible to quickly adapt to the market demand; and because the printed circuit board needs to be redesigned, the circuit traces need to be redesigned to affect the signal. Transmission, which in turn affects the performance of the product. Therefore, for the supplier of special ball-packaged chips, the need to redesign the printed circuit board to adapt to the special ball-packaged chip greatly increases the difficulty and threshold of product promotion.
发明内容Summary of the invention
本申请的目的在于提供一种芯片封装结构,旨在解决现有技术中针对特殊球位的芯片需要重新设计相适应的印刷线路板而导致无法快速适应市场需求以及影响芯片性能的技术问题。The purpose of the present application is to provide a chip package structure, which aims to solve the technical problem that the prior art chip for a special ball position needs to redesign a suitable printed circuit board, which cannot quickly adapt to market demands and affect chip performance.
为实现上述目的,本申请采用的技术方案是:一种芯片封装结构,包括基板、芯片和封装胶体,所述基板包括位置相对设置的上表面和下表面,所述基板的下表面设置有球栅阵列,所述芯片设于所述基板的上表面并通过所述基板与所述球栅阵列电性连接,所述封装胶体包覆于所述芯片外并将所述芯片封装固定于所述基板的上表面。In order to achieve the above object, the technical solution adopted in the present application is: a chip package structure including a substrate, a chip, and an encapsulant, wherein the substrate includes upper and lower surfaces disposed opposite to each other, and a lower surface of the substrate is provided with a ball a gate array, the chip is disposed on an upper surface of the substrate and electrically connected to the ball grid array through the substrate, the encapsulant is coated on the chip and the chip package is fixed on the chip The upper surface of the substrate.
优选地,所述芯片为DRAM芯片。Preferably, the chip is a DRAM chip.
优选地,所述DRAM芯片为366 ball LPDDR4芯片,所述球栅阵列为200 ball球栅阵列。Preferably, the DRAM chip is a 366 ball LPDDR4 chip, and the ball grid array is a 200 ball ball grid array.
优选地,所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列为168 ball球栅阵列。Preferably, the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array is a 168 ball ball grid array.
优选地,所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列为178 ball球栅阵列。Preferably, the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array is a 178 ball ball grid array.
优选地,所述DRAM芯片为456 ball LPDDR3芯片,所述球栅阵列为168 ball球栅阵列。Preferably, the DRAM chip is a 456 ball LPDDR3 chip, and the ball grid array is a 168 ball ball grid array.
优选地,所述球栅阵列包括若干个球体,各所述球体均焊接于所述基板的下表面。Preferably, the ball grid array comprises a plurality of spheres, each of which is soldered to a lower surface of the substrate.
优选地,所述封装胶体的侧端面与所述基板的侧端面齐平。Preferably, the side end surface of the encapsulant is flush with the side end surface of the substrate.
优选地,所述封装胶体为环氧树脂。Preferably, the encapsulant is an epoxy resin.
本申请的有益效果:本申请的芯片封装结构,通过基板的设置将封装在基板的上表面的芯片与设置在基板的下表面的球栅阵列电性连接,如此设置的球栅阵列可以实现对芯片的转换,如此不需要重新设计原有的印刷电路板,减少设计时间成本,快速适应市场需求,并且不需要重新设计电路的走线,从而不会影响信号的传输,进而确保产品的性能稳定可靠。The beneficial effects of the present application are as follows: the chip package structure of the present application electrically connects the chip packaged on the upper surface of the substrate and the ball grid array disposed on the lower surface of the substrate through the arrangement of the substrate, and the ball grid array thus disposed can realize the pair The conversion of the chip does not require redesigning the original printed circuit board, reducing the design time cost, quickly adapting to the market demand, and eliminating the need to redesign the circuit traces, thereby not affecting the signal transmission, thereby ensuring stable product performance. reliable.
本申请采用的另一技术方案是:一种移动终端,其包括上述的芯片封装结构。Another technical solution adopted by the present application is: a mobile terminal including the above chip package structure.
本申请的移动终端,由于使用上述的芯片封装结构,那么移动终端不需要重新设计新的印刷电路板匹配不同的芯片的安装,进而可以实现降低产品的制造成本。In the mobile terminal of the present application, since the above-mentioned chip package structure is used, the mobile terminal does not need to redesign a new printed circuit board to match the installation of different chips, thereby achieving a reduction in manufacturing cost of the product.
附图说明DRAWINGS
为了更清楚地说明本申请实施例中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings used in the embodiments or the prior art description will be briefly described below. Obviously, the drawings in the following description are only the present application. For some embodiments, other drawings may be obtained from those of ordinary skill in the art without departing from the drawings.
图1为本申请实施例提供的芯片封装结构的结构示意图。FIG. 1 is a schematic structural diagram of a chip package structure according to an embodiment of the present application.
其中,图中各附图标记:Among them, the various reference numerals in the figure:
10—基板;11—上表面;12—下表面;10—substrate; 11—upper surface; 12—lower surface;
20—芯片;30—封装胶体;40—球栅阵列;20-chip; 30-package colloid; 40-ball grid array;
41—球体。41—The sphere.
具体实施方式Detailed ways
下面详细描述本申请的实施例,所述实施例的示例在附图中示出,其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施例是示例性的,旨在用于解释本申请,而不能理解为对本申请的限制。The embodiments of the present application are described in detail below, and the examples of the embodiments are illustrated in the drawings, wherein the same or similar reference numerals are used to refer to the same or similar elements or elements having the same or similar functions. The embodiments described below with reference to the accompanying drawings are intended to be illustrative, and are not to be construed as limiting.
在本申请的描述中,需要理解的是,术语“长度”、“宽度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本申请和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本申请的限制。In the description of the present application, it is to be understood that the terms "length", "width", "upper", "lower", "front", "back", "left", "right", "vertical", The orientation or positional relationship of the indications such as "horizontal", "top", "bottom", "inside", "outside" and the like is based on the orientation or positional relationship shown in the drawings, only for the convenience of describing the present application and simplifying the description, rather than It is to be understood that the device or elements referred to have a particular orientation, are constructed and operated in a particular orientation and are therefore not to be construed as limiting.
此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本申请的描述中,“多个”的含义是两个或两个以上,除非另有明确具体的限定。Moreover, the terms "first" and "second" are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, features defining "first" and "second" may include one or more of the features either explicitly or implicitly. In the description of the present application, the meaning of "a plurality" is two or more unless specifically and specifically defined otherwise.
在本申请中,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”、“固定”等术语应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或成一体;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通或两个元件的相互作用关系。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本申请中的具体含义。In the present application, the terms "installation", "connected", "connected", "fixed" and the like shall be understood broadly, and may be either a fixed connection or a detachable connection, unless otherwise explicitly stated and defined. , or integrated; can be mechanical connection, or can be electrical connection; can be directly connected, or can be indirectly connected through an intermediate medium, can be the internal communication of two elements or the interaction of two elements. For those skilled in the art, the specific meanings of the above terms in the present application can be understood on a case-by-case basis.
如图1所示,本申请实施例提供了一种芯片封装结构,包括基板10、芯片20和封装胶体30,所述基板10包括位置相对设置的上表面11和下表面12,所述基板10的下表面12设置有球栅阵列40,所述芯片20设于所述基板10的上表面11并通过所述基板10与所述球栅阵列40电性连接,所述封装胶体30包覆于所述芯片20外并将所述芯片20封装固定于所述基板10的上表面11。具体地,本申请实施例的芯片封装结构,通过基板10的设置将封装在基板10的上表面11的芯片20与设置在基板10的下表面12的球栅阵列40电性连接,如此设置的球栅阵列40可以实现对芯片20的转换,如此不需要重新设计原有的印刷电路板,减少设计时间成本,快速适应市场需求,并且不需要重新设计电路的走线,从而不会影响信号的传输,进而确保产品的性能稳定可靠。As shown in FIG. 1 , an embodiment of the present application provides a chip package structure including a substrate 10 , a chip 20 , and an encapsulant 30 . The substrate 10 includes an upper surface 11 and a lower surface 12 disposed opposite to each other. The lower surface 12 is provided with a ball grid array 40. The chip 20 is disposed on the upper surface 11 of the substrate 10 and electrically connected to the ball grid array 40 through the substrate 10, and the encapsulant 30 is coated on The chip 20 is externally mounted and the chip 20 is packaged and fixed to the upper surface 11 of the substrate 10. Specifically, the chip package structure of the embodiment of the present invention electrically connects the chip 20 packaged on the upper surface 11 of the substrate 10 and the ball grid array 40 disposed on the lower surface 12 of the substrate 10 through the arrangement of the substrate 10, and thus is disposed. The ball grid array 40 can realize the conversion of the chip 20, thus eliminating the need to redesign the original printed circuit board, reducing the design time cost, quickly adapting to the market demand, and eliminating the need to redesign the circuit traces so as not to affect the signal. Transmission, which in turn ensures stable and reliable product performance.
本实施例中,优选地,所述芯片20为DRAM芯片。其中,DRAM芯片具有特殊的球位,那么采用上述的封装结构可以确保不需要重新设计印刷电路板,提高产品应用的灵活性,降低客户产品导入成本。In this embodiment, preferably, the chip 20 is a DRAM chip. Among them, the DRAM chip has a special ball position, then the above package structure can ensure that the printed circuit board does not need to be redesigned, the flexibility of product application is improved, and the introduction cost of the customer product is reduced.
本实施例中的第一种实施方式是,所述DRAM芯片为366 ball LPDDR4芯片,所述球栅阵列40为200 ball球栅阵列。具体地,通过基板10将具有特殊球位的366 ball LPDDR4芯片转换为200 Ball LPDDR4芯片,在对应的手机和平板市场分离式LPDDR4以200 ball为主的情况下,366 ball LPDDR4芯片的供应商可以直接供应200 Ball的LPDDR4芯片让客户进行导入,提高产品应用的灵活性,降低客户产品导入成本。In the first embodiment of the present embodiment, the DRAM chip is a 366 ball LPDDR4 chip, and the ball grid array 40 is a 200 ball ball grid array. Specifically, the 366 ball LPDDR4 chip with a special ball position is converted into a 200 Ball LPDDR4 chip through the substrate 10. In the case where the corresponding mobile phone and tablet market separate LPDDR4 is 200 ball, the supplier of the 366 ball LPDDR4 chip can Directly supply 200 Ball's LPDDR4 chip for customers to import, improve product application flexibility and reduce customer product introduction costs.
本实施例中的第二种实施方式是,所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列40为168 ball球栅阵列。具体地,通过基板10将具有特殊球位的426 ball LPDDR3芯片转换为168 Ball LPDDR3芯片,在对应的手机和平板市场分离式LPDDR3以168 ball为主的情况下,426 ball LPDDR3芯片的供应商可以直接供应168 Ball的LPDDR3芯片让客户进行导入,提高产品应用的灵活性,降低客户产品导入成本。In the second embodiment of the present embodiment, the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array 40 is a 168 ball ball grid array. Specifically, the 426 ball LPDDR3 chip with a special ball position is converted into a 168 Ball LPDDR3 chip through the substrate 10. In the case where the corresponding mobile phone and tablet market separated LPDDR3 is mainly 168 ball, the supplier of the 426 ball LPDDR3 chip can Direct supply of 168 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
本实施例中的第三种实施方式是,所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列40为178 ball球栅阵列。具体地,通过基板10将具有特殊球位的426 ball LPDDR3芯片转换为178 Ball LPDDR3芯片,在对应的手机和平板市场分离式LPDDR3以178 ball为主的情况下,426 ball LPDDR3芯片的供应商可以直接供应178 Ball的LPDDR3芯片让客户进行导入,提高产品应用的灵活性,降低客户产品导入成本。In a third embodiment of the present embodiment, the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array 40 is a 178 ball ball grid array. Specifically, the 426 ball LPDDR3 chip with a special ball position is converted into a 178 Ball LPDDR3 chip through the substrate 10. In the case where the corresponding mobile phone and tablet market separate LPDDR3 is mainly 178 ball, the supplier of the 426 ball LPDDR3 chip can Direct supply of 178 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
本实施例中的第四种实施方式是,所述DRAM芯片为456 ball LPDDR3芯片,所述球栅阵列为168 ball球栅阵列。具体地,通过基板10将具有特殊球位的456 ball LPDDR3芯片转换为168 Ball LPDDR3芯片,在对应的手机和平板市场分离式LPDDR3以168 ball为主的情况下,456 ball LPDDR3芯片的供应商可以直接供应168 Ball的LPDDR3芯片让客户进行导入,提高产品应用的灵活性,降低客户产品导入成本。In a fourth embodiment of the present embodiment, the DRAM chip is a 456 ball LPDDR3 chip, and the ball grid array is a 168 ball ball grid array. Specifically, the 456 ball LPDDR3 chip with a special ball position is converted into a 168 Ball LPDDR3 chip through the substrate 10. In the case where the corresponding mobile phone and tablet market separated LPDDR3 is mainly 168 ball, the supplier of the 456 ball LPDDR3 chip can Direct supply of 168 Ball's LPDDR3 chip allows customers to import, increase product application flexibility and reduce customer product introduction costs.
本实施例中,所述球栅阵列40包括若干个球体41,各所述球体41均电连接于所述基板10的下表面12。具体地,球栅阵列40的各个球体41为锡球,可以通过锡膏或者助焊膏电连接于基板10的下表面12的焊盘上,这样可以确保球栅阵列40的各个球体41与基板10连接的稳定性,并且可以通过焊锡实现电性连接。In this embodiment, the ball grid array 40 includes a plurality of balls 41 , and each of the balls 41 is electrically connected to the lower surface 12 of the substrate 10 . Specifically, each of the spheres 41 of the ball grid array 40 is a solder ball, and can be electrically connected to the pads of the lower surface 12 of the substrate 10 by solder paste or solder paste, so that the respective spheres 41 and the substrate of the ball grid array 40 can be ensured. 10 connection stability, and can be electrically connected by solder.
优选地,所述基板10为印刷电路板,进一步地,所述印刷电路板为硬质印刷电路板。Preferably, the substrate 10 is a printed circuit board, and further, the printed circuit board is a hard printed circuit board.
本实施例中,所述封装胶体30的侧端面与所述基板10的侧端面齐平。具体地,如此设计可以使得整个芯片封装结构侧面平整规则,这样更加有利于芯片封装结构的安装,且可以节省占据安装的空间。In this embodiment, the side end surface of the encapsulant 30 is flush with the side end surface of the substrate 10. Specifically, the design can make the entire chip package structure flat and regular, which is more advantageous for the installation of the chip package structure, and can save space occupied by the installation.
本实施例中,所述封装胶体30为环氧树脂。其中,通过封装胶体30将芯片20包覆,如此便提升了本发明实施例提供的芯片封装结构的长期使用稳定性和安全性。In this embodiment, the encapsulant 30 is an epoxy resin. The chip 20 is covered by the encapsulant 30, which improves the long-term stability and safety of the chip package structure provided by the embodiment of the present invention.
本申请实施例提供了一种移动终端,其包括上述的芯片封装结构。具体地,本申请实施例的移动终端,由于使用上述的芯片封装结构,那么移动终端不需要重新设计新的印刷电路板匹配不同的芯片20的安装,进而可以实现降低产品的制造成本。The embodiment of the present application provides a mobile terminal, which includes the chip package structure described above. Specifically, in the mobile terminal of the embodiment of the present application, since the above-mentioned chip package structure is used, the mobile terminal does not need to redesign a new printed circuit board to match the installation of different chips 20, thereby achieving a reduction in manufacturing cost of the product.
其中,移动终端可以是手机或者平板或者其他移动式电子产品。The mobile terminal can be a mobile phone or a tablet or other mobile electronic product.
以上所述仅为本申请的较佳实施例而已,并不用以限制本申请,凡在本申请的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本申请的保护范围之内。The above is only the preferred embodiment of the present application, and is not intended to limit the present application. Any modifications, equivalent substitutions and improvements made within the spirit and principles of the present application should be included in the protection of the present application. Within the scope.

Claims (10)

  1. 一种芯片封装结构,其特征在于:包括基板、芯片和封装胶体,所述基板包括位置相对设置的上表面和下表面,所述基板的下表面设置有球栅阵列,所述芯片设于所述基板的上表面并通过所述基板与所述球栅阵列电性连接,所述封装胶体包覆于所述芯片外并将所述芯片封装固定于所述基板的上表面。 A chip package structure comprising: a substrate, a chip and an encapsulant, wherein the substrate comprises upper and lower surfaces disposed opposite to each other, and a lower surface of the substrate is provided with a ball grid array, and the chip is disposed at the The upper surface of the substrate is electrically connected to the ball grid array through the substrate, the encapsulant is coated on the outside of the chip, and the chip package is fixed on the upper surface of the substrate.
  2. 根据权利要求1所述的芯片封装结构,其特征在于:所述芯片为DRAM芯片。 The chip package structure according to claim 1, wherein the chip is a DRAM chip.
  3. 根据权利要求2所述的芯片封装结构,其特征在于:所述DRAM芯片为366 ball LPDDR4芯片,所述球栅阵列为200 ball球栅阵列。 The chip package structure according to claim 2, wherein the DRAM chip is a 366 ball LPDDR4 chip, and the ball grid array is a 200 ball ball grid array.
  4. 根据权利要求2所述的芯片封装结构,其特征在于:所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列为168 ball球栅阵列。 The chip package structure according to claim 2, wherein the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array is a 168 ball ball grid array.
  5. 根据权利要求2所述的芯片封装结构,其特征在于:所述DRAM芯片为426 ball LPDDR3芯片,所述球栅阵列为178 ball球栅阵列。 The chip package structure according to claim 2, wherein the DRAM chip is a 426 ball LPDDR3 chip, and the ball grid array is a 178 ball ball grid array.
  6. 根据权利要求2所述的芯片封装结构,其特征在于:所述DRAM芯片为456 ball LPDDR3芯片,所述球栅阵列为168 ball球栅阵列。 The chip package structure according to claim 2, wherein the DRAM chip is a 456 ball LPDDR3 chip, and the ball grid array is a 168 ball ball grid array.
  7. 根据权利要求1~6任一项所述的芯片封装结构,其特征在于:所述球栅阵列包括若干个球体,各所述球体均焊接于所述基板的下表面。The chip package structure according to any one of claims 1 to 6, wherein the ball grid array comprises a plurality of spheres, each of the spheres being soldered to a lower surface of the substrate.
  8. 根据权利要求1~6任一项所述的芯片封装结构,其特征在于:所述封装胶体的侧端面与所述基板的侧端面齐平。 The chip package structure according to any one of claims 1 to 6, wherein a side end surface of the encapsulant is flush with a side end surface of the substrate.
  9. 根据权利要求1~6任一项所述的芯片封装结构,其特征在于:所述封装胶体为环氧树脂。 The chip package structure according to any one of claims 1 to 6, wherein the encapsulant is an epoxy resin.
  10. 一种移动终端,其特征在于:包括权利要求1~9任一项所述的芯片封装结构。 A mobile terminal comprising the chip package structure according to any one of claims 1 to 9.
PCT/CN2017/117756 2017-08-31 2017-12-21 Mobile terminal, and chip encapsulation structure for same WO2019041674A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201721111120.4 2017-08-31
CN201721111120.4U CN207134353U (en) 2017-08-31 2017-08-31 Mobile terminal and its chip-packaging structure

Publications (1)

Publication Number Publication Date
WO2019041674A1 true WO2019041674A1 (en) 2019-03-07

Family

ID=61637090

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/117756 WO2019041674A1 (en) 2017-08-31 2017-12-21 Mobile terminal, and chip encapsulation structure for same

Country Status (2)

Country Link
CN (1) CN207134353U (en)
WO (1) WO2019041674A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005435A (en) * 2009-08-28 2011-04-06 马维尔国际贸易有限公司 Interconnect layouts for electronic assemblies
CN102376666A (en) * 2010-08-06 2012-03-14 三星半导体(中国)研究开发有限公司 Ball grid array packaging structure and manufacturing method thereof
CN105009279A (en) * 2013-03-13 2015-10-28 索尼公司 Semiconductor device and method of manufacturing semiconductor device
KR101672967B1 (en) * 2015-07-31 2016-11-04 송영희 Semiconductor stack package having side pad on the edge thereof, high density memory module, electronic circuit device
CN106328604A (en) * 2015-07-01 2017-01-11 珠海越亚封装基板技术股份有限公司 Chip package

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102005435A (en) * 2009-08-28 2011-04-06 马维尔国际贸易有限公司 Interconnect layouts for electronic assemblies
CN102376666A (en) * 2010-08-06 2012-03-14 三星半导体(中国)研究开发有限公司 Ball grid array packaging structure and manufacturing method thereof
CN105009279A (en) * 2013-03-13 2015-10-28 索尼公司 Semiconductor device and method of manufacturing semiconductor device
CN106328604A (en) * 2015-07-01 2017-01-11 珠海越亚封装基板技术股份有限公司 Chip package
KR101672967B1 (en) * 2015-07-31 2016-11-04 송영희 Semiconductor stack package having side pad on the edge thereof, high density memory module, electronic circuit device

Also Published As

Publication number Publication date
CN207134353U (en) 2018-03-23

Similar Documents

Publication Publication Date Title
US8097956B2 (en) Flexible packaging for chip-on-chip and package-on-package technologies
US8084856B2 (en) Thermal spacer for stacked die package thermal management
US9331054B2 (en) Semiconductor package assembly with decoupling capacitor
CN107768349A (en) Two-sided SiP three-dimension packagings structure
US20130037930A1 (en) Semiconductor chip and semiconductor package having the same
KR20090025908A (en) Electronic device having a stack-type semiconductor package and method of forming the same
TWM343230U (en) Space minimized flash drive
CN102891139A (en) Double-sided flip chip package
US8493765B2 (en) Semiconductor device and electronic device
WO2019041674A1 (en) Mobile terminal, and chip encapsulation structure for same
TWI517494B (en) Electronic package
CN103348471B (en) Semiconductor chip, memory device
CN105374805A (en) Multi-chip packaging structure
CN209119070U (en) A kind of ceramic package shell
CN201946589U (en) Improved lead frame
CN202839596U (en) Semiconductor element
CN108987364B (en) Electronic device and circuit substrate thereof
CN104051450A (en) Semiconductor package assembly
CN217822750U (en) Packaging structure of IC chip
CN205303448U (en) Chip packaging structure
CN105280603A (en) Electronic package assembly
CN220914217U (en) Chip packaging structure and substrate thereof
CN211529945U (en) System-in-package integrating multiple chips and elements
CN203118947U (en) Embedded storage device
JP2009064403A (en) Memory card

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17923018

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17923018

Country of ref document: EP

Kind code of ref document: A1