WO2019037172A1 - 显示面板及其像素单元预充电切换方法 - Google Patents

显示面板及其像素单元预充电切换方法 Download PDF

Info

Publication number
WO2019037172A1
WO2019037172A1 PCT/CN2017/102020 CN2017102020W WO2019037172A1 WO 2019037172 A1 WO2019037172 A1 WO 2019037172A1 CN 2017102020 W CN2017102020 W CN 2017102020W WO 2019037172 A1 WO2019037172 A1 WO 2019037172A1
Authority
WO
WIPO (PCT)
Prior art keywords
grayscale
timing module
row
display panel
parameter
Prior art date
Application number
PCT/CN2017/102020
Other languages
English (en)
French (fr)
Inventor
赵文勤
Original Assignee
惠科股份有限公司
重庆惠科金渝光电科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司, 重庆惠科金渝光电科技有限公司 filed Critical 惠科股份有限公司
Priority to US15/580,312 priority Critical patent/US10460692B2/en
Publication of WO2019037172A1 publication Critical patent/WO2019037172A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243—Details of the generation of driving signals
    • G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage

Definitions

  • the present application relates to a driving technology of a display panel, and in particular to a display panel and a pixel unit pre-charging switching method thereof.
  • the display driving method includes: the system motherboard transmits a color (for example: R/G/B) compression signal, a control signal, and a power source to the control board.
  • the signal is processed by the Timing Controller (TCON) and then transmitted to the source driver circuit and the gate driver circuit (Gate Driver).
  • TCON Timing Controller
  • Gate Driver gate driver circuit
  • a pre-charge line (OEPSN) between the timing module and the gate drive circuit.
  • the potential of this pre-charge signal is controlled by the timing module.
  • the precharge line is high (H)
  • the gate drive circuit turns on the gate lines of two rows in one scan period to make the n+1th time according to the design during charging of the pixel unit in the nth row.
  • the pixel unit is precharged.
  • the precharge line is low (L)
  • the gate drive circuit only turns on the corresponding gate line for the next scan period.
  • the normality of the precharge line is generally maintained at a high potential (H), or the normality is maintained at a low potential (L).
  • H high potential
  • L low potential
  • the display panel will not be pre-charged, that is, the pre-charging will not achieve the purpose of reducing power consumption
  • H high potential
  • the grayscale value of the two rows of pixel units may cause the precharge time to be too long due to the excessive difference, resulting in a large power consumption, which does not achieve the purpose of precharging and reducing power consumption.
  • an object of the present application is to provide a display panel and a pixel unit precharge switching method thereof, which switch a precharge mode of a subrow pixel unit by a gray scale parameter of each adjacent two rows of pixel units.
  • a display panel includes: a substrate, a wiring area including a display area and a periphery thereof, wherein the display area is provided with a plurality of active switches, a plurality of gate lines, and a plurality of source lines.
  • a pixel unit is disposed at an intersection of each of the gate lines and each of the source lines; a source driving unit is connected to the plurality of source lines; a gate driving unit is connected to the plurality of gate lines; and a timing module is connected The source driving unit and the gate driving unit; a pre-charging line is connected between the timing module and the gate driving unit, and the pre-charging line transmits a pre-charging signal output by the timing module;
  • the timing module passes the first grayscale parameter corresponding to the pixel unit of the first row and
  • the pixel unit of the second row calculates a grayscale feature value corresponding to the second grayscale parameter, and the timing module determines that the grayscale feature value is lower than the grayscale threshold, and the potential of the precharge signal is raised, the gate drive
  • the unit extends a duration of providing a scan signal to the first row of gate lines when the precharge signal is at a high potential, and a second row of gates during a scan period in which the scan signal is supplied to the first row of
  • the timing module determines that the grayscale feature value exceeds a grayscale threshold
  • the potential of the precharge signal is pulled down, and the gate driving unit is low in the precharge signal.
  • the scan signal is supplied to the gate line of the corresponding number of lines per scan period.
  • the first grayscale parameter is an average value, a root mean square value, a maximum value, or a minimum value of all first gray scale values corresponding to the first row of pixel units;
  • the gray scale parameter is an average value, a root mean square value, a maximum value or a minimum value of the second row of pixel units corresponding to all the second gray scale values.
  • the grayscale feature value is an absolute value of a difference between the first grayscale parameter and the second grayscale parameter.
  • the grayscale threshold is stored in the timing module, or the timing module uses the half of the first grayscale parameter and the second grayscale parameter as the maximum Grayscale threshold.
  • the second object of the present application is a pixel unit pre-charge switching method of a display panel, comprising: obtaining, by a timing module, a first gray level parameter corresponding to a first row of pixel units and a second gray level parameter corresponding to a second row of pixel units Calculating a grayscale feature value according to the first grayscale parameter and the second grayscale parameter by using the timing module; and determining, by the timing module, that the grayscale feature value is less than a grayscale threshold, a potential of the charging signal; a scan signal is supplied to the second row of gate lines while the scan signal is supplied to the first row of gate lines by the gate driving unit while the precharge signal is at a high potential.
  • the timing module determines that the grayscale feature value exceeds a grayscale threshold
  • the potential of the precharge signal is pulled down, and the gate driving unit is at the precharge signal.
  • the scan signal is supplied to the gate lines of the corresponding number of lines per scan period.
  • the grayscale threshold is stored in the timing module, or the timing module uses the half of the first grayscale parameter and the second grayscale parameter as the maximum Grayscale threshold.
  • the timing module obtains a first grayscale maximum value according to all grayscale values corresponding to the first row of pixel units, and the timing module is configured according to the second row of pixel units.
  • a second grayscale maximum value is obtained from all grayscale values, and the timing module takes a half of the largest of the first grayscale maximum value and the second grayscale maximum value as a grayscale threshold.
  • a further object of the present application is a display panel comprising: a substrate, a wiring area including a display area and a periphery thereof, The display area is provided with a plurality of active switches, a plurality of gate lines and a plurality of source lines, a pixel unit is disposed at an intersection of each of the gate lines and each of the source lines; and a source driving unit is connected to the plurality of sources a gate driving unit connecting the plurality of gate lines; a timing module connecting the source driving unit and the gate driving unit; a precharge line connected to the timing module and the gate driving Between the units, the pre-charging line transmits a pre-charge signal output by the timing module; wherein the timing module stores a gray-scale threshold, and the gray-scale threshold is an average value of the gray-scale display bits of the display panel.
  • the timing module calculates a first grayscale average value according to all grayscale values corresponding to the first row of pixel units during the same data frame, and the timing module is configured according to all grayscales corresponding to the second row of pixel units.
  • Numerically calculating a second grayscale average value the timing module calculating an absolute value of a difference between the first grayscale average value and the second average value as a grayscale feature value, when the grayscale feature value Less than the gray At the threshold, the timing module pulls up the potential of the precharge signal, and when the grayscale characteristic value exceeds the grayscale threshold, the timing module pulls down the potential of the precharge signal;
  • the gate driving unit extends a duration of supplying a scan signal to the first row of gate lines, and in a scan period of providing a scan signal to the first row of gate lines, to a second row
  • the gate line provides a scan signal, and when the precharge signal is at a low potential, the gate drive unit supplies the scan signal to a corresponding number
  • the application can determine the pre-charging timing by using the gray-scale parameters of each adjacent two rows of pixel units, thereby determining whether to perform the pre-charging behavior of the sub-row pixel unit, and also avoiding the situation that the pre-charging is excessive.
  • the precharge mode is dynamically adjusted to reduce the operating power consumption of the display panel.
  • FIG. 1a is a schematic diagram of the architecture of an exemplary display device.
  • FIG. 1b is a schematic diagram of a precharge line configuration of an exemplary display panel.
  • Figure 1c is a schematic diagram of a precharge signal for an exemplary display panel.
  • FIG. 1d is a schematic diagram of a normality scan signal of an exemplary display panel.
  • FIG. 2a is a block diagram showing the architecture of a timing controller in accordance with an embodiment of the present application.
  • FIG. 2b is a schematic diagram showing the configuration of a pixel unit according to an embodiment of the method of the present application.
  • 2c is a diagram showing a list of grayscale parameters of a pixel unit according to an embodiment of the method of the present application.
  • 2d is a diagram showing a list of gray scale parameters of a pixel unit according to an embodiment of the method of the present application.
  • 2e is a schematic diagram showing a list of gray scale parameters of a pixel unit according to an embodiment of the method of the present application.
  • FIG. 3 is a schematic flow chart showing a pixel unit pre-charge switching method according to an embodiment of the present application.
  • the word “comprising” is to be understood to include the component, but does not exclude any other component.
  • “on” means located above or below the target component, and does not mean that it must be on the top based on the direction of gravity.
  • the display panel of the present application may be, for example, a liquid crystal display panel, but is not limited thereto, and may also be an OLED display panel, a W-OLED display panel, a QLED display panel, a plasma display panel, and a curved surface. Display panel or other type of display panel.
  • the display panel of the present application may include a thin film transistor (TFT) substrate and a color filter (CF) substrate.
  • TFT thin film transistor
  • CF color filter
  • a liquid crystal layer is disposed between the active array substrate and the color filter layer substrate.
  • the active array switch (TFT) and the color filter layer (CF) of the present application are formed on the same substrate.
  • FIG. 1a is a schematic diagram of the architecture of an exemplary display device.
  • a display device includes: a control board 100, the control board 101 includes a Timing Controller (TCON) 101, a printed circuit board 103, and a flexible flat cable (Flexible) between the control board and the control board.
  • the flat cable (FFC) 102 is connected; the source driving circuit 104 and the gate driving circuit 105 are respectively connected to the data lines and the scanning lines in the display area 106.
  • the gate driving circuit 105 and the source driving circuit 104 includes, but is not limited to, a form of a flip chip.
  • the display may also be of the Gate On Array type, and the gate drive circuit 105 may be divided into a level shifter and a shift register.
  • the module is set on the control panel.
  • the shift register is placed on the active array substrate.
  • the driving manner of the display device includes: the system motherboard provides color (eg, R/G/B) compression signals, control signals, and power transmission to the control board 100.
  • the timing module 101 on the control board 100 processes the signals, and together with the power source processed by the driving circuit, is transmitted to the source driving circuit 104 of the printed circuit board 103 through a flexible flat cable (FFC) 102, for example.
  • the gate driving circuit 105, the source driving circuit 104 and the gate driving circuit 105 transmit necessary data and power to the display area 106 through the gate line 105a and the source line 104a, thereby enabling the display to obtain a power supply for presenting the screen. ,signal.
  • the gate line 105a and the source line 104a illustrated in FIG. 1 are only illustrated, and the wiring manner is limited thereto.
  • FIG. 1b is a schematic diagram of a precharge line configuration of an exemplary display panel
  • FIG. 1c is a schematic diagram of a precharge signal of an exemplary display panel
  • FIG. 1d is a schematic diagram of a normal scan signal of an exemplary display panel.
  • a pre-charge line 108 is disposed between the timing module 101 and the gate drive circuit 105.
  • the potential of the pre-charge line 108 is high and low. Controlled by the timing module 101.
  • the gate driving circuit 105 precharges the G2 row pixel unit according to design during charging of the G1 row pixel unit.
  • the gate drive circuit 105 When the precharge line 108 is at a low potential (L), the gate drive circuit 105 only turns on the corresponding gate line of the next scan period.
  • the precharge line 108 is normally set to a high potential (H) or a low potential (L).
  • the precharge line 108 normally maintains a low potential (L), and the display panel does not precharge, that is, does not achieve the purpose of precharging to reduce power consumption; if the precharge line 108 is normalized Keeping the high potential (H), if the difference between the grayscale values of the two rows of pixel units is too large, the precharge time will be too long, resulting in a large power consumption, which will not achieve the purpose of precharging and reducing power consumption.
  • a substrate includes a display area 106 and a peripheral wiring area 109.
  • the display area 106 is provided with a plurality of active switches, a plurality of gate lines 105a, and a plurality of source lines.
  • a pixel unit is disposed at an intersection of each of the gate lines 105a and each of the source lines 104a; a source driving unit 104 is connected to the plurality of source lines 104a; and a gate driving unit 105 is connected to the plurality of gates a line 105a; a timing module 101, connected to the source driving unit 104 and the gate driving unit 105; a precharge line 108 connected between the timing module 101 and the gate driving unit 105, The pre-charging circuit 108 transmits the pre-charging signal output by the timing module 101; wherein the timing module 101 corresponds to the second gray-scale parameter 221 corresponding to the first row of pixel units P1 and the second row of pixel units P2.
  • the parameter 222 calculates a gray-scale feature value 212.
  • the timing module 101 determines that the gray-scale feature value 212 is smaller than the gray-scale threshold value 211, the potential of the pre-charge signal is raised, and the gate driving unit 105 is The precharge signal is at a high potential Prolong duration of the scan signal is supplied to the first gate line G1, and to the first row gate line G1 scanning period of the scanning signal, for providing a second gate line G2 Scan the signal.
  • the timing module 101 determines that the grayscale feature value 212 exceeds the grayscale threshold 211, the potential of the precharge signal is pulled down, and the gate driving unit 105 is at the precharge signal. At a low potential, the scan signal is supplied to the gate line 105a of the corresponding number of lines per scan period.
  • FIG. 2c is a diagram showing a list of grayscale parameters of a pixel unit according to an embodiment of the method of the present application.
  • the timing module 101 stores grayscale values corresponding to all pixel units of the same data frame.
  • FIG. 2c illustrates an example in which grayscale values corresponding to two adjacent rows of pixel units are taken as an example, but are not limited thereto.
  • the two rows of pixel units are a first row of pixel units P1 and a second row of pixel units P2, respectively.
  • the first grayscale parameter 221 is an average value, a root mean square value, a maximum value, or a minimum value of the first gray scale values corresponding to the first row of pixel units P1;
  • the order parameter 222 is an average value, a root mean square value, a maximum value or a minimum value of all the second gray scale values corresponding to the second row of pixel units P2.
  • the average value is taken as an example here, but is not limited thereto.
  • the grayscale feature value 212 is an absolute value of a difference between the first grayscale parameter 221 and the second grayscale parameter 222.
  • the grayscale threshold 211 may be determined by the designer's needs or may be set to an average or intermediate value of the grayscale display bits of the display panel.
  • the 8-bit grayscale display is illustrated, and the first grayscale parameter 221 is an average of all the first grayscale values, and has a value of 218.
  • the second grayscale parameter 222 is an average of all second grayscale values and has a value of 23.
  • the grayscale feature value 212 is
  • 195, 195>128, that is, the grayscale feature value 212 exceeds the grayscale threshold 211.
  • the timing module does not pull up the potential of the precharge signal.
  • the first grayscale parameter 221 is an average of all first grayscale values, and has a value of 218.
  • the second grayscale parameter 222 is an average of all second grayscale values and has a value of 214.
  • the grayscale feature value 212 is
  • 4, 4 ⁇ 128, that is, the grayscale feature value 212 is smaller than the grayscale threshold 211.
  • the timing module 101 raises the potential of the precharge signal.
  • the 8-bit gray scale display indicates that the timing module 101 calculates the grayscale difference values of the adjacent two pixels from the first row of pixel units P1 and the second row of pixel units P2. And accumulating when the gray-scale difference is greater than the gray-scale threshold 211, and accumulating from 0, and the gray-scale difference is the gray-scale feature value 212.
  • Another preset threshold is designed, which is the total number of columns of pixel units. The intermediate value assumes that the total number of columns is 12, and the preset threshold, that is, the intermediate value of 12 is 6. As shown in FIG.
  • the grayscale difference of the first column of pixel units D1 is 13
  • the timing module 101 adds 1 to the integrated value
  • the grayscale difference of the second column of pixel units D2 is 184.
  • the timing module 101 Without accumulating, and so on, the cumulative number of calculations is 7 times, which is greater than the preset threshold, so the timing module 101 pulls up the potential of the pre-charge signal. In contrast, if the cumulative number of times is 6 or less, the timing module 101 pulls down the potential of the precharge signal.
  • the grayscale threshold 211 is stored in the timing module 101.
  • the timing module 101 obtains an average of all the first grayscale values and an average of all the second grayscale values, and takes the half of the two averages as the grayscale threshold 211.
  • the timing module 101 obtains the maximum value of all the first grayscale values and the maximum value of all the second grayscale values, respectively, and takes the half of the largest of the two maximum values as the grayscale threshold 211.
  • the first grayscale parameter 221 is a first grayscale average of all first grayscale values, and has a value of 218.
  • the second grayscale parameter 222 is a second grayscale average of all second grayscale values, and has a value of 23.
  • the grayscale feature value 212 is
  • 195.
  • the timing module does not pull up the potential of the precharge signal.
  • the first grayscale parameter 221 is a first grayscale maximum of all first grayscale values, and has a value of 255.
  • the second grayscale parameter 222 is a second grayscale maximum of all second grayscale values, and has a value of 251.
  • the grayscale feature value 212 is
  • the timing module 101 raises the potential of the precharge signal.
  • the first grayscale parameter 221 is a first grayscale average of all first grayscale values, having a value of 117.
  • the second grayscale parameter 222 is a second grayscale average of all second grayscale values, and has a value of 207.
  • the grayscale feature value 212 is
  • 45.
  • the timing module 101 raises the potential of the precharge signal.
  • FIG. 3 is a schematic flow chart showing a pixel unit pre-charge switching method according to an embodiment of the present application. Please also refer to Figures 1a to 2e for ease of understanding. This method includes:
  • step S310 the first gray scale parameter 221 corresponding to the first row of pixel units P1 and the second gray scale parameter 222 corresponding to the second row of pixel units P2 are obtained by the timing module 101.
  • Step S320 the grayscale feature value 212 is calculated by the timing module 101 according to the first grayscale parameter 221 and the second grayscale parameter 222; and the grayscale feature value 212 is determined by the timing module 101 to be smaller than When the condition of the grayscale threshold 211 is raised, the potential of the precharge signal is raised.
  • the timing module 101 pulls down the potential of the precharge signal, and the gate driving unit 105 is at the low precharge signal. At the potential, the scan signal is supplied to the gate line of the corresponding number of lines per scan period.
  • the grayscale threshold is stored in the timing module, or the timing module uses the half of the first grayscale parameter and the second grayscale parameter as the grayscale threshold .
  • the timing module obtains a first grayscale maximum value according to all grayscale values corresponding to the first row of pixel units, and the timing module obtains a second gray according to all grayscale values corresponding to the second row of pixel units. a step maximum value, the timing module taking a half of the first of the first grayscale maximum value and the second grayscale maximum value as a grayscale threshold.
  • the timing module 101 calculates a grayscale difference value of two adjacent pixels from the first row of pixel units P1 and the second row of pixel units P2, and the grayscale difference value When the grayscale threshold value 211 is greater than the grayscale threshold value 211, the grayscale threshold value 211 is determined to meet the grayscale threshold value 211 to increase the potential of the precharge signal.
  • step S330 the gate driving unit 105 supplies a scan signal to the second row gate line G2 while the scan signal is supplied to the first row gate line G1 while the precharge signal is at a high potential.
  • a display panel 200 of the present application includes a substrate including a display area 106 and a peripheral wiring area 109 thereof.
  • the display area 106 is provided with a plurality of gate lines 105a and a plurality of sources.
  • a line 104a a pixel unit is disposed at an intersection of each of the gate lines 105a and each of the source lines 104a; a source driving unit 104 is connected to the plurality of source lines 104a; and a gate driving unit 105 is connected to the plurality of lines a gate line 105a; a timing module 101, connected to the source driving unit 104 and the gate driving unit 105; a precharge line 108 connected between the timing module 101 and the gate driving unit 105 The pre-charging circuit 108 transmits the pre-charge signal output by the timing module 101.
  • the timing module 101 stores a gray-scale threshold 211, which is an average value of the gray-scale display bits of the display panel.
  • the timing module 101 calculates a first grayscale average value according to all grayscale values corresponding to the first row of pixel units P1, and the timing module 101 corresponds to the second row of pixel units P2. All grayscale values Calculating a second gray level average value, the timing module 101 calculating an absolute value of a difference between the first gray level average value and the second average value as a gray level feature value 212, when the gray level feature When the value 212 is smaller than the grayscale threshold 211, the timing module 101 pulls up the potential of the precharge signal, and when the grayscale feature value 212 exceeds the grayscale threshold 211, the timing module 101 pulls down a potential of the precharge signal; when the precharge signal is at a high potential, the gate driving unit 105 extends a duration of supplying a scan signal to the first row of gate lines G1, and is to the first A scan signal is supplied to the second row of gate lines G2 during a scan period in which the row gate line G1 provides a scan signal, and
  • the application can determine the pre-charging timing by using the gray-scale parameters of each adjacent two rows of pixel units, thereby determining whether to perform the pre-charging behavior of the sub-row pixel unit, and also avoiding the situation that the pre-charging is excessive.
  • the precharge mode is dynamically adjusted to reduce the operating power consumption of the display panel.
  • the present application can be applied to many types of display panels, and the applicability is relatively high.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

公开了一种显示面板及其像素单元预充电切换方法。显示面板的时序模块储存有灰阶阈值。时序模块取得第一行像素单元对应的第一灰阶参数与第二行像素单元对应第二灰阶参数（S310），计算出灰阶特征值，并判断灰阶特征值符合灰阶阈值的条件，在灰阶特征值小于灰阶阈值时，拉高预充电信号的电位（S320），栅极驱动单元在预充电信号处于高电位时，对第一行栅极线提供扫描信号期间，对第二行栅极线提供扫描信号(S330)。

Description

显示面板及其像素单元预充电切换方法 技术领域
本申请涉及显示面板的驱动技术，特别涉及一种显示面板及其像素单元预充电切换方法。
背景技术
显示器驱动方式包括：系统主板将颜色(例如：R/G/B)压缩信号、控制信号及电源传输至控制板。信号经过时序模块(Timing Controller，TCON)处理后，传输至源极驱动电路(Source Driver)及栅极驱动电路(Gate Driver)。通过相关的集成电路或芯片将必要性的数据与电源传输于显示区，从而使得显示器获得呈现画面需求的电源、信号。
为使显示面板保持画面显示的稳定性，有些设计人员会在时序模块与栅极驱动电路之间设计预充电线路(OEPSN)，此预充电信号的电位由时序模块所管控。当预充电线路为高电位(H)时，栅极驱动电路在一个扫描周期会开启两行的栅极线，以在对第n行进行像素单元充电期间，依据设计而使第n+1次的像素单元进行预充电。当预充电线路为低电位(L)时，栅极驱动电路仅会开启当次扫描周期的相对应栅极线。
然而，现有的显示系统中，一般会使预充电线路常态性的保持高电位(H)，或常态性的保持低电位(L)。其中，若是让预充电线路常态性的保持低电位(L)，则显示面板不会进行预充电，即不会达到预充电降低功耗的目的；若是让预充电线路常态性的保持高电位(H)，前后两行像素单元的灰阶数值可能会因为差值过大而造成预充电时间过久，导致功耗变大，反达不到预充电降低功耗的目的。
发明内容
为了解决上述技术问题，本申请的目的在于，提供一种显示面板及其像素单元预充电切换方法，通过每相邻两行像素单元的灰阶参数，切换次行像素单元的预充电模式。
本申请的目的及解决其技术问题是采用以下技术方案来实现的。依据本申请提出的一种显示面板，所述显示面板包括：基板，包括显示区及其外围的布线区，所述显示区设置多个主动开关、多条栅极线及多条源极线，每一栅极线与每一源极线交集处设置有像素单元；源极驱动单元，连接所述多条源极线；栅极驱动单元，连接所述多条栅极线；时序模块，连接所述源极驱动单元及所述栅极驱动单元；预充电线路，连接于所述时序模块与所述栅极驱动单元之间，所述预充电线路传输所述时序模块输出的预充电信号；其中，所述时序模块通过第一行像素单元对应的第一灰阶参数与 第二行像素单元对应第二灰阶参数计算出灰阶特征值，所述时序模块判断所述灰阶特征值小于灰阶阈值时，拉高所述预充电信号的电位，所述栅极驱动单元在所述预充电信号处于高电位时，延长对第一行栅极线提供扫描信号的时长，并于对所述第一行栅极线提供扫描信号的扫描周期内，对第二行栅极线提供扫描信号。
本申请解决其技术问题还可采用以下技术措施进一步实现。
在本申请的一实施例中，所述时序模块判断所述灰阶特征值超过灰阶阈值时，拉低所述预充电信号的电位，所述栅极驱动单元在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
在本申请的一实施例中，所述第一灰阶参数为所述第一行像素单元对应所有第一灰阶数值的平均值、均方根值、最大值或最小值；所述第二灰阶参数为所述第二行像素单元对应所有第二灰阶数值的平均值、均方根值、最大值或最小值。
在本申请的一实施例中，所述灰阶特征值为所述第一灰阶参数与所述第二灰阶参数之间的差的绝对值。
在本申请的一实施例中，所述灰阶阈值储存于所述时序模块，或所述时序模块以所述第一灰阶参数与所述第二灰阶参数中最大者的半数作为所述灰阶阈值。
本申请的次一目的为一种显示面板的像素单元预充电切换方法，其包括：通过时序模块取得第一行像素单元对应的第一灰阶参数与第二行像素单元对应第二灰阶参数；通过所述时序模块依据所述第一灰阶参数及所述第二灰阶参数计算出灰阶特征值；通过所述时序模块判断所述灰阶特征值小于灰阶阈值时，拉高预充电信号的电位；通过栅极驱动单元在所述预充电信号处于高电位时，对第一行栅极线提供扫描信号期间，对第二行栅极线提供扫描信号。
本申请解决其技术问题还可采用以下技术措施进一步实现。
在本申请的一实施例中，当所述时序模块判断所述灰阶特征值超过灰阶阈值时，拉低所述预充电信号的电位，所述栅极驱动单元在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
在本申请的一实施例中，所述灰阶阈值储存于所述时序模块，或所述时序模块以所述第一灰阶参数与所述第二灰阶参数中最大者的半数作为所述灰阶阈值。
在本申请的一实施例中，所述时序模块依据所述第一行像素单元对应的所有灰阶数值中取得第一灰阶最大值，所述时序模块依据所述第二行像素单元对应的所有灰阶数值中取得第二灰阶最大值，所述时序模块取所述第一灰阶最大值与所述第二灰阶最大值中最大者的半数作为灰阶阈值。
本申请的又一目的为一种显示面板，其包括：基板，包括显示区及其外围的布线区，所述 显示区设置多个主动开关、多条栅极线及多条源极线，每一栅极线与每一源极线交集处设置有像素单元；源极驱动单元，连接所述多条源极线；栅极驱动单元，连接所述多条栅极线；时序模块，连接所述源极驱动单元及所述栅极驱动单元；预充电线路，连接于所述时序模块与所述栅极驱动单元之间，所述预充电线路传输所述时序模块输出的预充电信号；其中，所述时序模块储存有灰阶阈值，所述灰阶阈值为所述显示面板的灰阶显示位的平均值，所述，在同一数据帧期间，所述时序模块依据第一行像素单元对应的所有灰阶数值计算出第一灰阶平均值，所述时序模块依据第二行像素单元对应的所有灰阶数值计算出第二灰阶平均值，所述时序模块计算所述第一灰阶平均值与所述第二平均值之间的差的绝对值作为灰阶特征值，当所述灰阶特征值小于所述灰阶阈值时，所述时序模块拉高所述预充电信号的电位，当所述灰阶特征值超过所述灰阶阈值时，所述时序模块拉低所述预充电信号的电位；在所述预充电信号处于高电位时，所述栅极驱动单元延长对第一行栅极线提供扫描信号的时长，并于对所述第一行栅极线提供扫描信号的扫描周期内，对第二行栅极线提供扫描信号，在所述预充电信号处于低电位时，所述栅极驱动单元每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
本申请可以通过每相邻两行像素单元的灰阶参数，较能有效的判断预充电时机，进而决定是否进行次行像素单元的预充电行为，也较能避免预充电过度的情形发生，如此动态调整预充电模式以达到降低显示面板的运作功耗。
附图说明
图1a为范例性的显示装置的架构示意图。
图1b为范例性的显示面板的预充电线路配置示意图。
图1c为范例性的显示面板的预充电信号示意图。
图1d为范例性的显示面板的常态性扫描信号示意图。
图2a为显示依据本申请的方法，一实施例的时序控制器的架构示意图。
图2b为显示依据本申请的方法，一实施例的像素单元配置示意图。
图2c为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。
图2d为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。
图2e为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。
图3为显示依据本申请的方法，一实施例的像素单元预充电切换方法的流程示意图。
具体实施方式
以下各实施例的说明是参考附加的图式，用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语，例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等，仅是参考附加图式的方向。因此，使用的方向用语是用以说明及理解本申请，而非用以限制本申请。
附图和说明被认为在本质上是示出性的，而不是限制性的。在图中，结构相似的单元是以相同标号表示。另外，为了理解和便于描述，附图中示出的每个组件的尺寸和厚度是任意示出的，但是本申请不限于此。
在附图中，为了清晰起见，夸大了层、膜、面板、区域等的厚度，亦夸大电路的配置范围。在附图中，为了理解和便于描述，夸大了一些层和区域的厚度，亦夸大电路的配置范围。将理解的是，当例如层、膜、区域、电路或基底的组件被称作“在”另一组件“上”时，所述组件可以直接在所述另一组件上，或者也可以存在中间组件。
另外，在说明书中，除非明确地描述为相反的，否则词语“包括”将被理解为意指包括所述组件，但是不排除任何其它组件。此外，在说明书中，“在......上”意指位于目标组件上方或者下方，而不意指必须位于基于重力方向的顶部上。
为更进一步阐述本申请为达成预定申请目的所采取的技术手段及功效，以下结合附图及较佳实施例，对依据本申请提出的一种显示面板及其像素单元预充电切换方法，其具体实施方式、结构、特征及其功效，详细说明如后。
在一些实施例中，本申请的所述显示面板可例如为液晶显示面板，然不限于此，其亦可为OLED显示面板，W-OLED显示面板，QLED显示面板，等离子体显示面板，曲面型显示面板或其他类型显示面板。
本申请的显示面板可包括主动阵列(thin film transistor，TFT)基板与彩色滤光层(color filter，CF)基板。本申请的所述显示面板为液晶显示面板时，主动阵列基板与彩色滤光层基板之间设置有液晶层。
在一实施例中，本申请的主动阵列开关(TFT)及彩色滤光层(CF)形成于同一基板上。
图1a为范例性的显示装置的架构示意图。请参照图1a，一种显示装置，包括：控制板100，所述控制板101包括时序模块(Timing Controller，TCON)101；印刷电路板103，与所述控制板之间通过柔性扁平电缆(Flexible Flat Cable，FFC)102相连接；源极驱动电路104与栅极驱动电路105分别与显示区106内的数据线及扫描线连接，在一些实施例中，栅极驱动电路105及源极驱动电路104包括但不限制为覆晶薄膜形式。
在一些实施例中，显示器亦可以是栅极阵列驱动(Gate On Array)类型，栅极驱动电路105可被分为升压模块(level shifter)及移位寄位器(shift register)，升压模块设置在控制板上， 移位寄存器则是设置在主动阵列基板上。
在一些实施例中，显示装置的驱动方式包括：系统主板提供颜色(例如：R/G/B)压缩信号、控制信号及电源传输至控制板100。控制板100上的时序模块101处理此等信号后，连同被驱动电路处理的电源，通过如柔性扁平电缆(Flexible Flat Cable，FFC)102，一并传输至印刷电路板103的源极驱动电路104及栅极驱动电路105，源极驱动电路104及栅极驱动电路105通过栅极线105a及源极线104a将必要性的数据与电源传输于显示区106，从而使得显示器获得呈现画面需求的电源、信号。图1所绘示的栅极线105a及源极线104a仅是绘示示意，布线方式为以此为限制。
图1b为范例性的显示面板的预充电线路配置示意图，图1c为范例性的显示面板的预充电信号示意图，图1d为范例性的显示面板的常态性扫描信号示意图。请配合图1a以利于了解。在一些实施例中，除控制线路107外，预充电线路108会设置在所述时序模块101与所述栅极驱动电路105之间，所述预充电线路108的电位高、低是由所述时序模块101所控制。当所述预充电线路108被设定为高电位时，所述栅极驱动电路105在对第G1行像素单元进行充电期间，依据设计而使第G2行像素单元进行预充电。当所述预充电线路108为低电位(L)时，所述栅极驱动电路105仅会开启当次扫描周期的相对应栅极线。一般而言，所述预充电线路108常态性的被设定为高电位(H)或低电位(L)。然而，所述预充电线路108常态性的保持低电位(L)，显示面板不会进行预充电，即不会达到预充电降低功耗的目的；若是让所述预充电线108路常态性的保持高电位(H)，前后两行像素单元的灰阶数值要是差值过大，则会造成预充电时间过久，导致功耗变大，反达不到预充电降低功耗的目的。
图2a为显示依据本申请的方法，一实施例的显示面板的时序控制器架构示意图。图2b为显示依据本申请的方法，一实施例的像素单元配置示意图。现有的显示面板组件配置请配合图1a至图1d以利于理解。请参照图2a，在本申请一实施例中，基板，包括显示区106及其外围的布线区109，所述显示区106设置多个主动开关、多条栅极线105a及多条源极线104a，每一栅极线105a与每一源极线104a交集处设置有像素单元；源极驱动单元104，连接所述多条源极线104a；栅极驱动单元105，连接所述多条栅极线105a；时序模块101，连接所述源极驱动单元104及所述栅极驱动单元105；预充电线路108，连接于所述时序模块101与所述栅极驱动单元105之间，所述预充电线路108传输所述时序模块101输出的预充电信号；其中，所述时序模块101通过第一行像素单元P1对应的第一灰阶参数221与第二行像素单元P2对应第二灰阶参数222计算出灰阶特征值212，所述时序模块101判断所述灰阶特征值212小于所述灰阶阈值211时，拉高所述预充电信号的电位，所述栅极驱动单元105在所述预充电信号处于高电位时，延长对第一行栅极线G1提供扫描信号的时长，并于对所述第一行栅极线G1提供扫描信号的扫描周期内，对第二行栅极线G2提供 扫描信号。
在一些实施例中，所述时序模块101判断所述灰阶特征值212超过灰阶阈值211时，拉低所述预充电信号的电位，所述栅极驱动单元105在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线105a提供所述扫描信号。
图2c为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。在一些实施例中，时序模块101储存有同一数据帧的所有像素单元对应的灰阶数值。图2c所绘示为其中相邻两行像素单元对应的灰阶数值为例，但不以此为限。所述两行像素单元分别为第一行像素单元P1及第二行像素单元P2。在一些实施例中，所述第一灰阶参数221为所述第一行像素单元P1对应所有第一灰阶数值的平均值、均方根值、最大值或最小值；所述第二灰阶参数222为所述第二行像素单元P2对应所有第二灰阶数值的平均值、均方根值、最大值或最小值。此处说明以平均值为例，但不以此为限。
在一些实施例中，所述灰阶特征值212为所述第一灰阶参数221与所述第二灰阶参数222之间的差的绝对值。
在一些实施例中，所述灰阶阈值211可由设计人员之需求而定，或是设为所述显示面板的灰阶显示位的平均值或中间值。例如：8位灰阶显示对应灰阶阈值211为28/2＝128，10位灰阶显示对应灰阶阈值211为210/2＝512。
如图2c绘示，在一些实施例中，以8位灰阶显示说明，所述第一灰阶参数221为所有第一灰阶数值的平均值，其值为218。所述第二灰阶参数222为所有第二灰阶数值的平均值，其值为23。所述灰阶特征值212为|218-23|＝195，195>128，即所述灰阶特征值212超过所述灰阶阈值211。所述时序模块不会拉高所述预充电信号的电位。
图2d为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。在一些实施例中，如图2d绘示，在一些实施例中，以8位灰阶显示说明，所述第一灰阶参数221为所有第一灰阶数值的平均值，其值为218。所述第二灰阶参数222为所有第二灰阶数值的平均值，其值为214。所述灰阶特征值212为|218-214|＝4，4<128，即所述灰阶特征值212小于所述灰阶阈值211。所述时序模块101即拉高所述预充电信号的电位。
图2e为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。在一些实施例中，以8位灰阶显示说明，所述时序模块101自所述第一行像素单元P1与所述第二行像素单元P2中，计算相邻两像素的灰阶差值，并在所述灰阶差值大于所述灰阶阈值211时进行累计，以0为始累计，所述灰阶差值即为所述灰阶特征值212。另设计预设阈值，其为像素单元的总列数的 中间值，假定总列数为12，所述预设阈值即12的中间值为6。如图2e所示，第一列像素单元D1的灰阶差值为13，所述时序模块101对累计值加1，第二列像素单元D2的灰阶差值为184，所述时序模块101不进行累加，以此类推，计算累计次数为7次，大于所述预设阈值，故所述时序模块101拉高所述预充电信号的电位。相对的，若累计次数为6以下，则所述时序模块101拉低所述预充电信号的电位。
在一些实施例中，所述灰阶阈值211储存于所述时序模块101。
在一些实施例中，所述时序模块101分别取得所有第一灰阶数值的平均值与所有第二灰阶数值的平均值，取此两平均值中最大者的半数作为灰阶阈值211。
在一些实施例中，所述时序模块101分别取得所有第一灰阶数值的最大值与所有第二灰阶数值的最大值，取此两最大值中最大者的半数作为灰阶阈值211。
如图2c绘示，在一些实施例中，所述第一灰阶参数221为所有第一灰阶数值的第一灰阶平均值，其值为218。所述第二灰阶参数222为所有第二灰阶数值的第二灰阶平均值，其值为23。所述灰阶特征值212为|218-23|＝195。所述灰阶阈值211为两平均值中最大者的半数，即为218/2＝109。其中，195>109，即所述灰阶特征值195超过所述灰阶阈值109。所述时序模块不会拉高所述预充电信号的电位。
如图2d绘示，在一些实施例中，所述第一灰阶参数221为所有第一灰阶数值的第一灰阶最大值，其值为255。所述第二灰阶参数222为所有第二灰阶数值的第二灰阶最大值，其值为251。所述灰阶特征值212为|218-214|＝4，所述灰阶阈值211为两最大值中最大者的半数，即为255/2＝128(四舍五入)。其中，4<128，即所述灰阶特征值212小于所述灰阶阈值211。所述时序模块101即拉高所述预充电信号的电位。
图2e为显示依据本申请的方法，一实施例的像素单元的灰阶参数的列表示意图。在一些实施例中，所述第一灰阶参数221为所有第一灰阶数值的第一灰阶平均值，其值为117。所述第二灰阶参数222为所有第二灰阶数值的第二灰阶平均值，其值为207。所述灰阶特征值212为|117-207|＝45。所述灰阶阈值211为所有第一灰阶数值与所有第二灰阶数值中最大者的半数，即为253/2＝127(四舍五入)。其中，45<127，即所述灰阶特征值212小于所述灰阶阈值211。所述时序模块101即拉高所述预充电信号的电位。
图3为显示依据本申请的方法，一实施例的像素单元预充电切换方法的流程示意图。请同时参阅图1a至图2e以利于理解。此方法包括：
步骤S310，通过时序模块101取得第一行像素单元P1对应的第一灰阶参数221与第二行像素单元P2对应第二灰阶参数222。
步骤S320，通过所述时序模块101依据所述第一灰阶参数221及所述第二灰阶参数222计算出灰阶特征值212；通过所述时序模块101判断所述灰阶特征值212小于灰阶阈值211的条件时，拉高预充电信号的电位。
在一些实施例中，所述灰阶特征值212超过灰阶阈值211时，所述时序模块101拉低所述预充电信号的电位，所述栅极驱动单元105在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
在一些实施例中，所述灰阶阈值储存于所述时序模块，或所述时序模块以所述第一灰阶参数与所述第二灰阶参数中最大者的半数作为所述灰阶阈值。所述时序模块依据所述第一行像素单元对应的所有灰阶数值中取得第一灰阶最大值，所述时序模块依据所述第二行像素单元对应的所有灰阶数值中取得第二灰阶最大值，所述时序模块取所述第一灰阶最大值与所述第二灰阶最大值中最大者的半数作为灰阶阈值。
在一些实施例中，所述时序模块101自所述第一行像素单元P1与所述第二行像素单元P2中，计算相邻两像素的灰阶差值，并在所述灰阶差值大于所述灰阶阈值211时进行累计，并在累计数值超过预设阈值时，判断所述灰阶特征值212符合灰阶阈值211的条件，以拉高所述预充电信号的电位。
步骤S330，通过栅极驱动单元105在所述预充电信号处于高电位时，对第一行栅极线G1提供扫描信号期间，对第二行栅极线G2提供扫描信号。
在本申请一实施例中，本申请的一种显示面板200，包括：基板，包括显示区106及其外围的布线区109，所述显示区106设置多条栅极线105a及多条源极线104a，每一栅极线105a与每一源极线104a交集处设置有像素单元；源极驱动单元104，连接所述多条源极线104a；栅极驱动单元105，连接所述多条栅极线105a；时序模块101，连接所述源极驱动单元104及所述栅极驱动单元105；预充电线路108，连接于所述时序模块101与所述栅极驱动单元105之间，所述预充电线路108传输所述时序模块101输出的预充电信号；其中，所述时序模块101储存有灰阶阈值211，所述灰阶阈值211为所述显示面板的灰阶显示位的平均值或中间值，在同一数据帧期间，所述时序模块101依据第一行像素单元P1对应的所有灰阶数值计算出第一灰阶平均值，所述时序模块101依据第二行像素单元P2对应的所有灰阶数值计算出第二灰阶平均值，所述时序模块101计算所述第一灰阶平均值与所述第二平均值之间的差的绝对值作为灰阶特征值212，当所述灰阶特征值212小于所述灰阶阈值211时，所述时序模块101拉高所述预充电信号的电位，当所述灰阶特征值212超过所述灰阶阈值211时，所述时序模块101拉低所述预充电信号的电位；在所述预充电信号处于高电位时，所述栅极驱动单元105延长对第一行栅极线G1提供扫描信号的时长，并于对所述第一 行栅极线G1提供扫描信号的扫描周期内，对第二行栅极线G2提供扫描信号，在所述预充电信号处于低电位时，所述栅极驱动单元105每一扫描周期对相对应的行数的栅极线105a提供所述扫描信号。
本申请可以通过每相邻两行像素单元的灰阶参数，较能有效的判断预充电时机，进而决定是否进行次行像素单元的预充电行为，也较能避免预充电过度的情形发生，如此动态调整预充电模式以达到降低显示面板的运作功耗。其次，本申请可以适用于许多类型的显示面板，适用性相对较高。
“在一些实施例中”及“在各种实施例中”等用语被重复地使用。此用语通常不是指相同的实施例；但它也可以是指相同的实施例。“包含”、“具有”及“包括”等用词是同义词，除非其前后文意显示出其它意思。
以上所述，仅是本申请具体的实施例而已，并非对本申请作任何形式上的限制，虽然本申请已以具体实施例揭露如上，然而并非用以限定本申请，任何熟悉本专业的技术人员，在不脱离本申请技术方案范围内，当可利用上述揭示的技术内容作出些许更动或修饰为等同变化的等效实施例，但凡是未脱离本申请技术方案的内容，依据本申请的技术实质对以上实施例所作的任何简单修改、等同变化与修饰，均仍属于本申请技术方案的范围内。

Claims (20)

  1. 一种显示面板，包括：
    基板，包括显示区及其外围的布线区，所述显示区设置多个主动开关、多条栅极线及多条源极线，每一栅极线与每一源极线交集处设置有像素单元；
    源极驱动单元，连接所述多条源极线；
    栅极驱动单元，连接所述多条栅极线；
    时序模块，连接所述源极驱动单元及所述栅极驱动单元；
    预充电线路，连接于所述时序模块与所述栅极驱动单元之间，所述预充电线路传输所述时序模块输出的预充电信号；
    其中，所述时序模块通过第一行像素单元对应的第一灰阶参数与第二行像素单元对应第二灰阶参数计算出灰阶特征值，所述时序模块判断所述灰阶特征值小于灰阶阈值时，拉高所述预充电信号的电位，所述栅极驱动单元在所述预充电信号处于高电位时，延长对第一行栅极线提供扫描信号的时长，并于对所述第一行栅极线提供扫描信号的扫描周期内，对第二行栅极线提供扫描信号。
  2. 如权利要求1所述的显示面板，其中，所述时序模块判断所述灰阶特征值超过灰阶阈值时，拉低所述预充电信号的电位。
  3. 如权利要求2所述的显示面板，其中，所述栅极驱动单元在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
  4. 如权利要求1所述的显示面板，其中，所述第一灰阶参数为所述第一行像素单元对应所有第一灰阶数值的平均值。
  5. 如权利要求1所述的显示面板，其中，所述第一灰阶参数为所述第一行像素单元对应所有第一灰阶数值的均方根值。
  6. 如权利要求1所述的显示面板，其中，所述第一灰阶参数为所述第一行像素单元对应所有第一灰阶数值的最大值。
  7. 如权利要求1所述的显示面板，其中，所述第一灰阶参数为所述第一行像素单元对应所有第一灰阶数值的最小值。
  8. 如权利要求1所述的显示面板，其中，所述第二灰阶参数为所述第二行像素单元对应所有第二灰阶数值的平均值。
  9. 如权利要求1所述的显示面板，其中，所述第二灰阶参数为所述第二行像素单元对应所有第二灰阶数值的均方根值。
  10. 如权利要求1所述的显示面板，其中，所述第二灰阶参数为所述第二行像素单元对应所有第二 灰阶数值的最大值。
  11. 如权利要求1所述的显示面板，其中，所述第二灰阶参数为所述第二行像素单元对应所有第二灰阶数值的最小值。
  12. 如权利要求1所述的显示面板，其中，所述灰阶特征值为所述第一灰阶参数与所述第二灰阶参数之间的差的绝对值。
  13. 如权利要求1所述的显示面板，其中，所述灰阶阈值储存于所述时序模块。
  14. 如权利要求1所述的显示面板，其中，所述时序模块以所述第一灰阶参数与所述第二灰阶参数中最大者的半数作为所述灰阶阈值。
  15. 一种显示面板的像素单元预充电切换方法，包括：
    通过时序模块取得第一行像素单元对应的第一灰阶参数与第二行像素单元对应第二灰阶参数；
    通过所述时序模块依据所述第一灰阶参数及所述第二灰阶参数计算出灰阶特征值；
    通过所述时序模块判断所述灰阶特征值小于灰阶阈值时，拉高预充电信号的电位；
    通过栅极驱动单元在所述预充电信号处于高电位时，对第一行栅极线提供扫描信号期间，对第二行栅极线提供扫描信号。
  16. 如权利要求15所述的显示面板的像素单元预充电切换方法，还包括：
    当所述时序模块判断所述灰阶特征值超过灰阶阈值时，拉低所述预充电信号的电位，所述栅极驱动单元在所述预充电信号处于低电位时，每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
  17. 如权利要求15所述的显示面板的像素单元预充电切换方法，其中，所述灰阶阈值储存于所述时序模块。
  18. 如权利要求15所述的显示面板的像素单元预充电切换方法，其中，所述时序模块以所述第一灰阶参数与所述第二灰阶参数中最大者的半数作为所述灰阶阈值。
  19. 如权利要求15所述的显示面板的像素单元预充电切换方法，其中，所述时序模块依据所述第一行像素单元对应的所有灰阶数值中取得第一灰阶最大值，所述时序模块依据所述第二行像素单元对应的所有灰阶数值中取得第二灰阶最大值，所述时序模块取所述第一灰阶最大值与所述第二灰阶最大值中最大者的半数作为灰阶阈值。
  20. 一种显示面板，包括：
    基板，包括显示区及其外围的布线区，所述显示区设置多个主动开关、多条栅极线及多条源极线，每一栅极线与每一源极线交集处设置有像素单元；
    源极驱动单元，连接所述多条源极线；
    栅极驱动单元，连接所述多条栅极线；
    时序模块，连接所述源极驱动单元及所述栅极驱动单元；
    预充电线路，连接于所述时序模块与所述栅极驱动单元之间，所述预充电线路传输所述时序模块输出的预充电信号；
    其中，所述时序模块储存有灰阶阈值，所述灰阶阈值为所述显示面板的灰阶显示位的平均值或中间值，在同一数据帧期间，所述时序模块依据第一行像素单元对应的所有灰阶数值计算出第一灰阶平均值，所述时序模块依据第二行像素单元对应的所有灰阶数值计算出第二灰阶平均值，所述时序模块计算所述第一灰阶平均值与所述第二平均值之间的差的绝对值作为灰阶特征值，当所述灰阶特征值小于所述灰阶阈值时，所述时序模块拉高所述预充电信号的电位，当所述灰阶特征值超过所述灰阶阈值时，所述时序模块拉低所述预充电信号的电位；在所述预充电信号处于高电位时，所述栅极驱动单元延长对第一行栅极线提供扫描信号的时长，并于对所述第一行栅极线提供扫描信号的扫描周期内，对第二行栅极线提供扫描信号，在所述预充电信号处于低电位时，所述栅极驱动单元每一扫描周期对相对应的行数的栅极线提供所述扫描信号。
PCT/CN2017/102020 2017-08-25 2017-09-18 显示面板及其像素单元预充电切换方法 WO2019037172A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/580,312 US10460692B2 (en) 2017-08-25 2017-09-18 Display panel and pre-charge switching method for pixel units thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710743038.1 2017-08-25
CN201710743038.1A CN107507585B (zh) 2017-08-25 2017-08-25 显示面板及其像素单元预充电切换方法

Publications (1)

Publication Number Publication Date
WO2019037172A1 true WO2019037172A1 (zh) 2019-02-28

Family

ID=60693564

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/102020 WO2019037172A1 (zh) 2017-08-25 2017-09-18 显示面板及其像素单元预充电切换方法

Country Status (2)

Country Link
CN (1) CN107507585B (zh)
WO (1) WO2019037172A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109243393B (zh) * 2018-10-29 2020-08-04 惠科股份有限公司 驱动电路及显示驱动装置
CN109599074B (zh) * 2019-01-30 2020-12-29 惠科股份有限公司 一种显示面板的驱动方法以及驱动系统
CN111369926B (zh) * 2020-03-18 2022-09-27 Tcl华星光电技术有限公司 显示面板的充电方法及装置
CN115691373A (zh) * 2021-07-30 2023-02-03 武汉京东方光电科技有限公司 显示面板的驱动方法、显示面板及显示装置
CN113674674A (zh) * 2021-08-30 2021-11-19 武汉京东方光电科技有限公司 源极驱动电路、显示装置和驱动方法
CN114495800B (zh) * 2022-03-07 2023-12-26 北京京东方显示技术有限公司 显示面板的驱动方法及显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1664908A (zh) * 2004-03-04 2005-09-07 夏普株式会社 液晶显示装置以及液晶显示装置的驱动方法
US20060291298A1 (en) * 2005-06-28 2006-12-28 Lg Philips Lcd Co., Ltd. Liquid crystal display and driving method thereof
CN1924649A (zh) * 2005-08-29 2007-03-07 三星电子株式会社 显示设备及其驱动方法
CN102103836A (zh) * 2009-12-18 2011-06-22 华映视讯（吴江）有限公司 可调变充放电时间的液晶显示装置及相关驱动方法
CN103517054A (zh) * 2012-06-29 2014-01-15 三星显示有限公司 驱动显示装置的方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101201127B1 (ko) * 2005-06-28 2012-11-13 엘지디스플레이 주식회사 액정표시장치와 그 구동방법
CN101414089A (zh) * 2008-11-24 2009-04-22 上海广电光电子有限公司 液晶显示装置的驱动方法
CN102347013A (zh) * 2011-10-12 2012-02-08 深圳市华星光电技术有限公司 液晶显示装置及其信号驱动方法
CN103456260B (zh) * 2012-05-28 2016-03-30 奇景光电股份有限公司 图像显示器
CN104810001B (zh) * 2015-05-14 2017-11-10 深圳市华星光电技术有限公司 一种液晶显示面板的驱动电路及驱动方法
TWI587264B (zh) * 2016-08-15 2017-06-11 友達光電股份有限公司 顯示裝置及其控制方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1664908A (zh) * 2004-03-04 2005-09-07 夏普株式会社 液晶显示装置以及液晶显示装置的驱动方法
US20060291298A1 (en) * 2005-06-28 2006-12-28 Lg Philips Lcd Co., Ltd. Liquid crystal display and driving method thereof
CN1924649A (zh) * 2005-08-29 2007-03-07 三星电子株式会社 显示设备及其驱动方法
CN102103836A (zh) * 2009-12-18 2011-06-22 华映视讯（吴江）有限公司 可调变充放电时间的液晶显示装置及相关驱动方法
CN103517054A (zh) * 2012-06-29 2014-01-15 三星显示有限公司 驱动显示装置的方法

Also Published As

Publication number Publication date
CN107507585A (zh) 2017-12-22
CN107507585B (zh) 2019-11-05

Similar Documents

Publication Publication Date Title
WO2019037172A1 (zh) 显示面板及其像素单元预充电切换方法
US10546540B1 (en) Displays with multiple scanning modes
US10109240B2 (en) Displays with multiple scanning modes
US9361846B2 (en) Charge sharing method for reducing power consumption and apparatuses performing the same
KR102607397B1 (ko) 표시 장치의 전원 제어 회로
TWI646523B (zh) 顯示裝置
US20170221411A1 (en) Flexible display device with gate-in-panel circuit
KR102177216B1 (ko) 표시 장치 및 표시 장치 제어 방법
KR102269319B1 (ko) 표시 장치 및 이의 구동 방법
US20150302816A1 (en) Method of driving display panel and display apparatus
KR20170079997A (ko) 게이트 드라이버 및 이를 포함하는 디스플레이 장치
WO2018205321A1 (zh) 显示装置及其省电方法
US10748501B2 (en) Gate driver, display panel and display using same
JP2015018064A (ja) 表示装置
JP4682279B2 (ja) 液晶表示装置
US9007359B2 (en) Display device having increased aperture ratio
WO2019037152A1 (zh) 显示装置及其驱动方法
US9070340B2 (en) Driving device of display device
US11348508B2 (en) Display apparatus and method of driving display panel using the same
WO2017190428A1 (zh) 显示面板的驱动方法及包括其的显示装置
CN108492786B (zh) 显示装置及背光控制方法
US20130249885A1 (en) Display devices, sensing circuits and methods for sensing and compensating for threshold voltage shift of transistor
KR102388478B1 (ko) 표시장치 및 그의 구동방법
US10460692B2 (en) Display panel and pre-charge switching method for pixel units thereof
CN109616055B (zh) 显示面板的驱动方法、装置及显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17922104

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17922104

Country of ref document: EP

Kind code of ref document: A1