WO2018196116A1 - 显示面板及液晶显示器 - Google Patents

显示面板及液晶显示器 Download PDF

Info

Publication number
WO2018196116A1
WO2018196116A1 PCT/CN2017/088018 CN2017088018W WO2018196116A1 WO 2018196116 A1 WO2018196116 A1 WO 2018196116A1 CN 2017088018 W CN2017088018 W CN 2017088018W WO 2018196116 A1 WO2018196116 A1 WO 2018196116A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
switch tube
stage
output end
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2017/088018
Other languages
English (en)
French (fr)
Inventor
郝思坤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to US15/552,727 priority Critical patent/US10423018B2/en
Publication of WO2018196116A1 publication Critical patent/WO2018196116A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only

Definitions

  • the present invention relates to the field of display panel technologies, and in particular, to a display panel and a liquid crystal display.
  • LCD monitors are widely used in display terminals due to their high display quality, low price, and convenient portability, such as mobile communication devices and PCs.
  • the liquid crystal display usually consists of an upper and lower substrate and an intermediate liquid crystal layer, and the substrate is composed of glass, electrodes, and the like.
  • one of the gate driving methods will be to fabricate a gate driving circuit on a COF (flexible circuit board), and then bind the COF to the display panel, or directly bind the gate driving circuit to the display panel.
  • the cost is high, and when the load on the display panel is large, the temperature of the gate driving circuit is too high, which is easy to be lost, and when the liquid crystal display made by the gate driving method is used in a special environment, for example, high temperature. Or a low temperature environment.
  • the gate drive circuit is prone to a level of abnormality, which in turn affects the quality of the display.
  • the technical solution adopted by the present invention to solve the above technical problem is to provide a display panel, the display panel includes a multi-stage amplifying circuit and a plurality of gate lines, and the multi-stage amplifying circuit is disposed in a non-display area of the display panel in;
  • the input end is connected to the output end of at least one of the gate drive circuits and the output end is connected to a gate line for transmitting the level according to the connection
  • the output signal of the circuit is adjusted as a scan signal and output to the gate line;
  • the amplifying circuit includes an even number of inverters connected in series; and each of the amplifying circuits is connected to one of the level driving circuits of the gate driving circuit;
  • Each of the amplifying lines is connected to the three-stage transmitting circuit, wherein the n-th stage amplifying circuit comprises a first switching tube, a second switching tube, a third switching tube and a fourth switching tube, the first switch
  • the control end and the input end of the tube are both connected to the output end of the n+i stage pass circuit, and the output end is respectively connected to the control end of the second switch tube and the input end of the third switch tube
  • the input end of the second switch tube is connected to the first voltage, and the output end is connected to the input end of the fourth switch tube, and the control end of the third switch tube and the control end of the fourth switch tube are used for
  • An output end of the n+j-level transmission circuit is connected, an output end of the third switch tube and an output end of the fourth switch tube are both connected to a second level, and an output end of the first switch tube is
  • the control ends of the second switch tube are both connected to the output end of the n+kth stage pass circuit; wherein the n,
  • the technical solution adopted by the present invention to solve the above technical problem is to provide a display panel, the display panel includes a multi-stage amplifying circuit and a plurality of gate lines, and the multi-stage amplifying circuit is disposed in a non-display area of the display panel
  • the input end is connected to the output end of at least one of the gate drive circuits and the output end is connected to a gate line for The output signal of the level transfer circuit is adjusted as a scan signal and output to the gate line.
  • a liquid crystal display comprising: a display panel comprising a plurality of gate lines and a multi-stage amplifying circuit, wherein the output ends of the amplifying circuits of each stage are respectively a gate line connection; a gate driving circuit comprising a plurality of cascaded level transfer circuits; wherein, for each stage of the amplifying circuit: the input end is connected to the output end of at least one of the level transfer circuits and the output end is A gate line connection is used to adjust an output signal according to the connected level transfer circuit as a scan signal and output to the gate line.
  • the utility model has the beneficial effects that the amplifying circuit is disposed in the non-display area of the display panel, and each gate line passes through an amplifying circuit when entering the display area, and the amplifying circuit is disposed from the set gate driving circuit relative to the prior art.
  • the separated regions simplify the gate drive circuit and reduce its power consumption, thereby solving the problem of unstable transmission in the gate drive circuit.
  • FIG. 1 is a schematic structural view of a first embodiment of a display panel of the present invention
  • FIG. 2 is a circuit diagram of a first embodiment of an amplifying circuit of the present invention
  • FIG. 3 is a schematic structural view of a display panel when the amplifying circuit of the first embodiment described above is used in the present invention
  • Figure 4 is an operational waveform diagram of the display panel of Figure 3;
  • Figure 5 is a circuit diagram showing a second embodiment of the amplifying circuit of the present invention.
  • FIG. 6 is a schematic structural view of a display panel when the amplifying circuit of the second embodiment described above is used in the present invention.
  • Figure 7 is an operational waveform diagram of the display panel of Figure 6;
  • Figure 8 is a schematic structural view of a second embodiment of the display panel of the present invention.
  • Figure 9 is a schematic view showing the structure of an embodiment of a liquid crystal display of the present invention.
  • FIG. 1 is a schematic structural view of a first embodiment of a display panel of the present invention.
  • the display panel 100 includes a multi-stage amplifying circuit 110 and a plurality of gate lines 120.
  • the display panel 100 is divided into a display area 101 and a non-display area 102.
  • the multi-stage amplifying circuit 110 is disposed on the display panel 100.
  • a plurality of gate lines 120 are disposed on the display area 101 of the display panel 100.
  • each pixel corresponds to three data lines (not labeled in the figure) and one gate line 120.
  • the gate lines 120 are disposed along the lateral direction of the display area 101, and the data lines are along The vertical setting of the display area 101.
  • an input terminal thereof is connected to an output terminal of at least one of the gate driving circuits 210 (not shown) and an output terminal is connected to a gate line 120 for
  • the scan signal is adjusted according to the output signal of the connected level transfer circuit, and is output to the gate line 120.
  • the amplifying circuit 110 is disposed on the non-display area 102 of the display panel 100, and each gate line 120 passes through an amplifying circuit 110 when entering the display area 101, and the amplifying circuit is compared with the prior art.
  • the 110 is separated from the area where the gate driving circuit 210 is disposed, simplifies the gate driving circuit, reduces the power consumption thereof, and solves the problem of unstable transmission in the gate driving circuit.
  • the multi-stage amplification circuit 110 is disposed on one side of the display area 101, and thus, the amplification circuit 110 is disposed along the longitudinal direction of the display area 101. Meanwhile, since the multi-stage amplification circuit 110 is disposed in the non-display area 102, the display area 101 and the non-display area 102 are the display panel 100 divided in the lateral direction.
  • the gate driving circuit 210 is disposed on a corresponding display panel 100 different from the non-display area 102, and the amplifying circuit 110 is disposed in the non-display area 102, and further the gate driving circuit 210 and the amplifying circuit.
  • the 110 is disposed in different regions, which simplifies the gate driving circuit and reduces the power consumption thereof, thereby solving the problem of unstable transmission in the gate driving circuit.
  • the gate driving circuit 210 is disposed in the frame region 200 of the display. At this time, the region corresponding to the non-display region 102 on the display panel 100 is the frame region 200. It should be noted that the frame area 200 shown in the figure only serves as a schematic function. In other embodiments, the frame area 200 may further include areas corresponding to the upper and lower sides of the display panel 100.
  • FIG. 2 it is a circuit diagram of the first embodiment of the amplifying circuit of the present invention.
  • the amplifying circuit 110 includes an even number of inverters 111 connected in series; and each stage amplifying circuit 110 is used to be connected to the first-stage transmitting circuit in the gate driving circuit 210, respectively.
  • An even number of inverters 111 connected in series keeps the polarity of the input and output of the amplifying circuit 110 the same, for example, 2 or 4 inverters connected in series, and the like.
  • FIG. 3 it is a schematic structural diagram of a display panel when the amplifying circuit of the first embodiment is used in the present invention.
  • the input end of each stage of the amplifying circuit 110 is connected to the first-stage transmitting circuit in the gate driving circuit 210, and the output end is shown. Connected to the gate line 120.
  • FIG. 4 it is an operation waveform diagram of the display panel in FIG.
  • the amplifying circuit 110 connected to the level transmitting circuit outputs the amplified first level signal to the corresponding gate line 120 to drive the switching tube connected to the gate line 120.
  • the first level signal is a high level signal.
  • the first stage transmission circuit outputs a high level signal, and the amplified high level is output to the corresponding gate line 120 through the amplifying circuit 110. At this time, the corresponding gate line 120 is connected. The switch is turned on, and then the corresponding pixel is activated to operate, and then displayed.
  • the second stage transmission circuit outputs a high level signal, and after the amplification circuit 110, the amplified high level is output to the corresponding gate line 120.
  • the switch tube guide connected to the corresponding gate line 120 Then, the corresponding pixels are activated to operate, and then displayed, and so on, which will not be described within the scope of those skilled in the art.
  • D1, D2, and the like in FIG. 3 represent signals outputted after each stage amplifying circuit 110 outputs a first level signal to a switching transistor connected to the gate line 120, that is, a node indicating a node connected to the data line. signal.
  • FIG. 5 it is a circuit diagram of a second embodiment of the amplifying circuit of the present invention.
  • Each of the amplifying lines 110 is connected to the third-stage transmitting circuit, wherein the n-th amplifying circuit 110 includes a first switching transistor Q1, a second switching transistor Q2, a third switching transistor Q3, and a fourth switching transistor Q4.
  • the control end and the input end of a switch tube Q1 are both connected to the output end of the n+i stage pass circuit, and the output end is respectively connected to the control end of the second switch tube Q2 and the input end of the third switch tube Q3,
  • the input end of the second switch tube Q2 is connected to the first voltage VGH, the output end is connected to the input end of the fourth switch tube Q4, and the control end of the third switch tube Q3 and the control end of the fourth switch tube Q4 are used for the n+th
  • the output end of the j-level transmission circuit is connected, the output end of the third switch tube Q3 and the output end of the fourth switch tube Q4 are both connected to the second level VGL, the output end of the first switch tube Q1 and the second switch tube Q2
  • the control terminals are all connected to the output end of the n+kth level transmission circuit; wherein n, i, j, k are different values, respectively, and n is (0, N), i, j, k are [-
  • FIG. 6 it is a schematic structural diagram of a display panel when the amplifying circuit of the second embodiment is used in the present invention, and the input terminals Gn-1, Gn, and Gn+1 of each stage amplifying circuit 110 and the three-stage level transmitting circuit, respectively. connection.
  • FIG. 7 it is an operation waveform diagram of the display panel in FIG. 6.
  • the n+ith stage transmission circuit and the n+kth stage level transmission circuit both output the first level signal
  • the nth stage amplification circuit outputs the first level signal to the nth gate line 120 to drive and gate The switch tube connected to the pole line 120.
  • the first level signal is a high level signal.
  • the specific input and output of the amplifying circuit 110 are as shown in FIG.
  • D1, D2, and the like in FIG. 7 indicate signals outputted after each stage amplifying circuit 110 outputs a first level signal to a switching transistor connected to the gate line 120, that is, a node indicating a node connected to the data line. signal.
  • FIG. 8 is a schematic structural view of a second embodiment of the display panel of the present invention.
  • the display panel of the second embodiment is different from the display panel of the first embodiment described above in that, in the second embodiment, the number of each stage of the amplifying circuit 110 is two, and the two amplifying circuits 110 of each stage are respectively disposed in the display area. On both sides of the 101.
  • the non-display area 102, the gate driving circuit 210, and the frame area 200 corresponding to the two amplifying circuits of each stage are the same, and each of the amplifying circuits and the description thereof are the same as the above embodiments, and are not described here. See the introduction in the above embodiment.
  • FIG. 9 is a schematic structural view of an embodiment of a liquid crystal display of the present invention.
  • the liquid crystal display 900 includes a display panel 100 and a gate driving circuit 210.
  • the display panel 100 includes a plurality of gate lines 120 and a multi-stage amplifying circuit 110, and an output end of each stage amplifying circuit 110 Each is connected to a gate line 120;
  • the gate drive circuit 210 includes a plurality of cascaded level transfer circuits (shown in the figure).
  • the input end thereof is connected to the output end of at least one of the gate driving circuits 210 (not shown) and the output end is connected to a gate line 120.
  • the output signal according to the connected level transfer circuit is adjusted as a scan signal and output to the gate line 120.
  • the amplifying circuit 110 includes an even number of inverters 111 connected in series; and each stage of the amplifying circuit 110 is connected to the first-stage circuit in the gate driving circuit 210, respectively.
  • An even number of inverters 111 connected in series keeps the polarity of the input and output of the amplifying circuit 110 the same, for example, 2 or 4 inverters connected in series, and the like.
  • FIG. 3 it is a schematic structural diagram of a display panel when the amplifying circuit of the first embodiment is used in the present invention. The input end of each stage of the amplifying circuit 110 is connected to the first-stage transmitting circuit in the gate driving circuit 210, and the output end is shown. Connected to the gate line 120.
  • each stage of the amplifying circuit 110 is respectively connected to the three-stage transmitting circuit, wherein the nth stage amplifying circuit 110 includes a first switching transistor Q1, a second switching transistor Q2, and a second switching transistor Q1.
  • the third switch tube Q3 and the fourth switch tube Q4, the control end and the input end of the first switch tube Q1 are both connected to the output end of the n+i stage transmission circuit, and the output end is respectively connected to the control end of the second switch tube Q2.
  • the input end of the second switch tube Q2 is connected to the first voltage VGH, the output end is connected to the input end of the fourth switch tube Q4, and the control end and the fourth switch of the third switch tube Q3 are connected.
  • the control end of the tube Q4 is connected to the output end of the n+jth stage circuit, and the output end of the third switch tube Q3 and the output end of the fourth switch tube Q4 are both connected to the second level VGL, the first switch The output end of the tube Q1 and the control end of the second switch tube Q2 are both connected to the output end of the n+kth level transmission circuit; wherein n, i, j, k are different values, respectively, and n is (0) , N), i, j, k are [-n, Nn], and N is the total number of stages of the amplifying circuit 110.
  • the first switch tube Q1, the second switch tube Q2, the third switch tube Q3, and the fourth switch tube Q4 are the same tube type, for example, an N-type field effect transistor.
  • the display panel in this embodiment is as described in the above embodiment.
  • the amplifying circuit 110 is separated from the region where the gate driving circuit 210 is disposed, which simplifies the gate driving circuit and reduces the power consumption thereof, thereby solving the unstable instability in the gate driving circuit. The problem.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

公开一种显示面板（100）。该显示面板（100）包括多级放大电路（110）和多条栅极线（120），该多级放大电路（110）设置于该显示面板（100）的非显示区域中；其中，对于每级该放大电路（110）：输入端用于与栅极驱动电路（210）中的至少一级传电路的输出端连接且输出端与一条栅极线（120）连接，用于将根据连接的该级传电路的输出信号调整作为扫描信号，并输出至该栅极线（120）。还公开了对应的液晶显示器。简化了栅极驱动电路，解决了栅极驱动电路中的级传不稳定的问题。

Description

显示面板及液晶显示器
【技术领域】
本发明涉及显示面板技术领域，尤其涉及一种显示面板及液晶显示器。
【背景技术】
液晶显示器以其高显示品质、价格低廉、携带方便等优点，广泛应用于显示终端上，如移动通讯设备、PC（Personal Computer，个人电脑）、TV（Television，电视）等。
液晶显示器通常由上下衬底和中间液晶层组成，衬底由玻璃和电极等组成。目前其中一种栅极驱动方式，将在COF（柔性电路板）上制作栅极驱动电路，随后将COF与显示面板绑定（Bonding），或者，直接将栅极驱动电路与显示面板绑定，但是，成本高，并且在显示面板的负载较大时，栅极驱动电路的温度过高，易损耗，并且，将由此栅极驱动方式制成的液晶显示器在特殊环境下使用时，例如，高温或者低温环境。栅极驱动电路容易出现级传异常，进而影响显示的品质。
【发明内容】
本发明的目的在于，提供一种显示面板及液晶显示器，解决相应的栅极驱动电路容易出现级传异常的问题。
本发明解决上述技术问题所采用的技术方案是提供了一种显示面板，该显示面板包括多级放大电路和多条栅极线，所述多级放大电路设置于所述显示面板的非显示区域中；
其中，对于每级所述放大电路：输入端用于与栅极驱动电路中的至少一级传电路的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线；
所述放大电路包括偶数个串联的反相器；且每级所述放大电路分别用于连接于所述栅极驱动电路中的一所述级传电路；
每级放大线路分别用于与三级级传电路连接，其中，所述第n级放大电路包括第一开关管、第二开关管、第三开关管和第四开关管，所述第一开关管的控制端和输入端均用于与第n+i级传电路的输出端连接、输出端分别与所述第二开关管的控制端和所述第三开关管的输入端连接，所述第二开关管的输入端连接第一电压、输出端与所述第四开关管的输入端连接，所述第三开关管的控制端与所述第四开关管的控制端均用于与第n+j级传电路的输出端连接，所述第三开关管的输出端与所述第四开关管的输出端均连接于第二电平，所述第一开关管的输出端与所述第二开关管的控制端均用于与第n+k级传电路的输出端连接；其中，所述n，i，j，k分别为不同的数值，且所述n为（0,N），所述i，j，k为[-n，N-n]，所述N为所述放大电路的总级数。
本发明解决上述技术问题所采用的技术方案是提供了一种显示面板，该显示面板包括多级放大电路和多条栅极线，所述多级放大电路设置于所述显示面板的非显示区域中；其中，对于每级所述放大电路：输入端用于与栅极驱动电路中的至少一级传电路的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线。
本发明解决上述技术问题所采用的另一技术方案是提供了一种液晶显示器，包括：显示面板，包括多条栅极线和多级放大电路，每级所述放大电路的输出端分别与一条栅极线连接；栅极驱动电路，包括多个级联的级传电路；其中，对于每级所述放大电路：输入端与至少一所述级传电路中的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线。
本发明的有益效果有：将放大电路设置于显示面板的非显示区域，进而每个栅极线在进入显示区域时经过一个放大电路，相对于现有技术，将放大电路从设置栅极驱动电路的区域分离出来，简化栅极驱动电路，降低其功耗，从而解决栅极驱动电路中的级传不稳定的问题。
【附图说明】
下面将结合附图及实施方式对本发明作进一步说明，附图中：
图1是本发明的显示面板第一实施例的结构示意图；
图2是本发明的放大电路第一实施例的电路示意图；
图3是本发明中使用上述第一实施例的放大电路时显示面板的结构示意图；
图4是图3中的显示面板的工作波形图；
图5是本发明的放大电路第二实施例的电路示意图；
图6是本发明中使用上述第二实施例的放大电路时显示面板的结构示意图；
图7是图6中的显示面板的工作波形图；
图8是本发明的显示面板第二实施例的结构示意图；
图9是本发明的液晶显示器实施例的结构示意图。
【具体实施方式】
为使本领域的技术人员更好地理解本发明的技术方案，下面结合附图和具体实施方式对本发明的技术方案做进一步详细描述。
如图1所示，是本发明的显示面板第一实施例的结构示意图。
在具体实施例中，显示面板100包括多级放大电路110和多条栅极线120，其中，显示面板100分为显示区域101和非显示区域102，多级放大电路110设置于显示面板100的非显示区域102中，多条栅极线120设置于显示面板100的显示区域101。在显示区域101上，每个像素对应于三条数据线（图中未标记）和一条栅极线120，在一个实施例中，栅极线120沿着显示区域101的横向设置，数据线沿着显示区域101的纵向设置。
对于每级放大电路110，其输入端用于与栅极驱动电路210中的至少一级传电路（图中未示出）的输出端连接且输出端与一条栅极线120连接，用于将根据连接的级传电路的输出信号调整作为扫描信号，并输出至栅极线120。
通过上述实施例的实施，将放大电路110设置于显示面板100的非显示区域102，进而每个栅极线120在进入显示区域101时经过一个放大电路110，相对于现有技术，将放大电路110从设置栅极驱动电路210的区域分离出来，简化栅极驱动电路，降低其功耗，从而解决栅极驱动电路中的级传不稳定的问题。
在本实施例中，多级放大电路110设置于显示区域101的一侧，因而，放大电路110沿着显示区域101的纵向设置。同时，由于多级放大电路110设置于非显示区域102，显示区域101和非显示区域102是显示面板100按照横向划分。
进一步的，在一个实施例中，上述栅极驱动电路210设置于对应显示面板100上不同于非显示区域102的区域，放大电路110设置于非显示区域102，进而栅极驱动电路210和放大电路110设置于不同的区域，简化了栅极驱动电路，降低其功耗，从而解决栅极驱动电路中的级传不稳定的问题。在具体的实施例中，栅极驱动电路210设置于显示器的边框区域200，此时，对应于显示面板100上不同于非显示区域102的区域即是边框区域200。需要说明的是，图中所示的边框区域200仅其示意作用，在其他实施例中，边框区域200还可以包括对应于显示面板100的上下两侧的区域。
具体地，如图2所示，是本发明的放大电路第一实施例的电路示意图。放大电路110包括偶数个串联的反相器111；且每级放大电路110分别用于连接于栅极驱动电路210中的一级传电路。偶数个串联的反相器111使得放大电路110的输入和输出的极性保持相同，例如，2个或者4个串联的反向器等。如图3所示，是本发明中使用上述第一实施例的放大电路时显示面板的结构示意图，每级放大电路110的输入端与栅极驱动电路210中的一级传电路连接，输出端与栅极线120连接。
如图4所示，是图3中的显示面板的工作波形图。在每一级传电路输出第一电平信号时，连接于级传电路的放大电路110输出放大后的第一电平信号至对应栅极线120，以驱动与栅极线120连接的开关管。在本实施例中，第一电平信号为高电平信号。如图3所示，第一级级传电路输出高电平信号，经过放大电路110，放大后的高电平输出到对应的栅极线120上，此时，与对应的栅极线120连接的开关管导通，进而激活对应的像素使其工作，进而进行显示。接着，第二级级传电路输出高电平信号，经过放大电路110，放大后的高电平输出到对应的栅极线120上，此时，与对应的栅极线120连接的开关管导通，进而激活对应的像素使其工作，进而进行显示，依次类推，在本领域技术人员的理解范围内，不再说明。需要说明的是，图3中的D1、D2等表示经过每级放大电路110输出第一电平信号到与栅极线120连接的开关管后输出的信号，即表示与数据线连接的节点的信号。
具体地，如图5所示，是本发明的放大电路第二实施例的电路示意图。每级放大线路110分别用于与三级级传电路连接，其中，第n级放大电路110包括第一开关管Q1、第二开关管Q2、第三开关管Q3和第四开关管Q4，第一开关管Q1的控制端和输入端均用于与第n+i级传电路的输出端连接、输出端分别与第二开关管Q2的控制端和第三开关管Q3的输入端连接，第二开关管Q2的输入端连接第一电压VGH、输出端与第四开关管Q4的输入端连接，第三开关管Q3的控制端与第四开关管Q4的控制端均用于与第n+j级传电路的输出端连接，第三开关管Q3的输出端与第四开关管Q4的输出端均连接于第二电平VGL，第一开关管Q1的输出端与第二开关管Q2的控制端均用于与第n+k级传电路的输出端连接；其中，n，i，j，k分别为不同的数值，且n为（0,N），i，j，k为[-n，N-n]，N为放大电路110的总级数。其中，第一开关管Q1、第二开关管Q2、第三开关管Q3和第四开关管Q4为相同的管型，例如，N型场效应晶体管。在一个实施例中，i为-1，j为1，k为0。
如图6所示，是本发明中使用上述第二实施例的放大电路时显示面板的结构示意图，每级放大电路110的输入端Gn-1、Gn和Gn+1分别与三级级传电路连接。如图7所示，是图6中的显示面板的工作波形图。第n+i级级传电路和第n+k级级传电路均输出第一电平信号时，第n级放大电路输出第一电平信号至第n条栅极线120，以驱动与栅极线120连接的开关管。在本实施例中，第一电平信号为高电平信号。放大电路110的具体输入和输出如图7所示，在此不作说明。需要说明的是，图7中的D1、D2等表示经过每级放大电路110输出第一电平信号到与栅极线120连接的开关管后输出的信号，即表示与数据线连接的节点的信号。
如图8所示，是本发明的显示面板第二实施例的结构示意图。第二实施例的显示面板与上述第一实施例的显示面板的区别在于，在第二实施例中，每级放大电路110的数量为2，每级的两个放大电路110分别设置在显示区域101的两侧。需要说明的是，每级的两个放大电路对应的非显示区域102、栅极驱动电路210及边框区域200相同，每个放大电路以及其说明均如上述实施例，在此不再说明，详见上述实施例中的介绍。
如图9所示，是本发明的液晶显示器实施例的结构示意图。该液晶显示器900包括显示面板100和栅极驱动电路210，其中，同时参考图1或者图8，显示面板100包括多条栅极线120和多级放大电路110，每级放大电路110的输出端分别与一条栅极线120连接；栅极驱动电路210包括多个级联的级传电路（图中为示出）。
其中，对于每级放大电路110，其输入端用于与栅极驱动电路210中的至少一级传电路（图中未示出）的输出端连接且输出端与一条栅极线120连接，用于将根据连接的级传电路的输出信号调整作为扫描信号，并输出至栅极线120。
具体地，在一个实施例中，同时参考图2，放大电路110包括偶数个串联的反相器111；且每级放大电路110分别用于连接于栅极驱动电路210中的一级传电路。偶数个串联的反相器111使得放大电路110的输入和输出的极性保持相同，例如，2个或者4个串联的反向器等。如图3所示，是本发明中使用上述第一实施例的放大电路时显示面板的结构示意图，每级放大电路110的输入端与栅极驱动电路210中的一级传电路连接，输出端与栅极线120连接。
在另一个实施例中，同时参考图5，每级放大线路110分别用于与三级级传电路连接，其中，第n级放大电路110包括第一开关管Q1、第二开关管Q2、第三开关管Q3和第四开关管Q4，第一开关管Q1的控制端和输入端均用于与第n+i级传电路的输出端连接、输出端分别与第二开关管Q2的控制端和第三开关管Q3的输入端连接，第二开关管Q2的输入端连接第一电压VGH、输出端与第四开关管Q4的输入端连接，第三开关管Q3的控制端与第四开关管Q4的控制端均用于与第n+j级传电路的输出端连接，第三开关管Q3的输出端与第四开关管Q4的输出端均连接于第二电平VGL，第一开关管Q1的输出端与第二开关管Q2的控制端均用于与第n+k级传电路的输出端连接；其中，n，i，j，k分别为不同的数值，且n为（0,N），i，j，k为[-n，N-n]，N为放大电路110的总级数。其中，第一开关管Q1、第二开关管Q2、第三开关管Q3和第四开关管Q4为相同的管型，例如，N型场效应晶体管。
需要说明的是，本实施例中的显示面板如上述实施例所述。本实施例中，相对于现有技术，将放大电路110从设置栅极驱动电路210的区域分离出来，简化栅极驱动电路，降低其功耗，从而解决栅极驱动电路中的级传不稳定的问题。
以上所述仅为本发明的实施方式，并非因此限制本发明的专利范围，凡是利用本发明说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本发明的专利保护范围。

Claims (16)

  1. 一种显示面板，其中，包括多级放大电路和多条栅极线，所述多级放大电路设置于所述显示面板的非显示区域中；
    其中，对于每级所述放大电路：输入端用于与栅极驱动电路中的至少一级传电路的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线；
    所述放大电路包括偶数个串联的反相器；且每级所述放大电路分别用于连接于所述栅极驱动电路中的一所述级传电路；
    每级放大线路分别用于与三级级传电路连接，其中，所述第n级放大电路包括第一开关管、第二开关管、第三开关管和第四开关管，所述第一开关管的控制端和输入端均用于与第n+i级传电路的输出端连接、输出端分别与所述第二开关管的控制端和所述第三开关管的输入端连接，所述第二开关管的输入端连接第一电压、输出端与所述第四开关管的输入端连接，所述第三开关管的控制端与所述第四开关管的控制端均用于与第n+j级传电路的输出端连接，所述第三开关管的输出端与所述第四开关管的输出端均连接于第二电平，所述第一开关管的输出端与所述第二开关管的控制端均用于与第n+k级传电路的输出端连接；其中，所述n，i，j，k分别为不同的数值，且所述n为（0,N），所述i，j，k为[-n，N-n]，所述N为所述放大电路的总级数。
  2. 根据权利要求1中所述的显示面板，其中，
    所述放大电路包括偶数个串联的反相器；且每级所述放大电路分别用于连接于所述栅极驱动电路中的一所述级传电路。
  3. 根据权利要求1中所述的显示面板，其中，
    所述第n+i级级传电路和第n+k级级传电路均输出第一电平信号时，所述第n级放大电路输出第一电平信号至第n条栅极线，以驱动与所述栅极线连接的开关管。
  4. 根据权利要求3所述的显示面板，其特征在意，所述i为-1，所述j为1，所述k为0。
  5. 根据权利要求1中所述的显示面板，其中，
    所述多级放大电路设置于所述显示面板的显示区域的一侧；或
    每级所述放大电路的数量为2，每级的两个所述放大电路分别设置在所述显示区域的两侧。
  6. 根据权利要求1中所述的显示面板，其中，所述栅极驱动电路设置于对应所述显示面板上不同于所述非显示区域的区域。
  7. 一种显示面板，其中，包括多级放大电路和多条栅极线，所述多级放大电路设置于所述显示面板的非显示区域中；
    其中，对于每级所述放大电路：输入端用于与栅极驱动电路中的至少一级传电路的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线。
  8. 根据权利要求7中所述的显示面板，其中，
    所述放大电路包括偶数个串联的反相器；且每级所述放大电路分别用于连接于所述栅极驱动电路中的一所述级传电路。
  9. 根据权利要求8中所述的显示面板，其中，
    在所述每一级传电路输出第一电平信号时，连接于所述级传电路的所述放大电路输出放大后的第一电平信号至对应栅极线，以驱动与所述栅极线连接的开关管。
  10. 根据权利要求7中所述的显示面板，其中，每级放大线路分别用于与三级级传电路连接，其中，所述第n级放大电路包括第一开关管、第二开关管、第三开关管和第四开关管，所述第一开关管的控制端和输入端均用于与第n+i级传电路的输出端连接、输出端分别与所述第二开关管的控制端和所述第三开关管的输入端连接，所述第二开关管的输入端连接第一电压、输出端与所述第四开关管的输入端连接，所述第三开关管的控制端与所述第四开关管的控制端均用于与第n+j级传电路的输出端连接，所述第三开关管的输出端与所述第四开关管的输出端均连接于第二电平，所述第一开关管的输出端与所述第二开关管的控制端均用于与第n+k级传电路的输出端连接；其中，所述n，i，j，k分别为不同的数值，且所述n为（0,N），所述i，j，k为[-n，N-n]，所述N为所述放大电路的总级数。
  11. 根据权利要求10中所述的显示面板，其中，
    所述第n+i级级传电路和第n+k级级传电路均输出第一电平信号时，所述第n级放大电路输出第一电平信号至第n条栅极线，以驱动与所述栅极线连接的开关管。
  12. 根据权利要求11所述的显示面板，其特征在意，所述i为-1，所述j为1，所述k为0。
  13. 根据权利要求7中所述的显示面板，其中，
    所述多级放大电路设置于所述显示面板的显示区域的一侧；或
    每级所述放大电路的数量为2，每级的两个所述放大电路分别设置在所述显示区域的两侧。
  14. 根据权利要求7中所述的显示面板，其中，所述栅极驱动电路设置于对应所述显示面板上不同于所述非显示区域的区域。
  15. 一种液晶显示器，其中，包括：
    显示面板，包括多条栅极线和多级放大电路，每级所述放大电路的输出端分别与一条栅极线连接；
    栅极驱动电路，包括多个级联的级传电路；
    其中，对于每级所述放大电路：输入端与至少一所述级传电路中的输出端连接且输出端与一条栅极线连接，用于将根据连接的所述级传电路的输出信号调整作为扫描信号，并输出至所述栅极线。
  16. 根据权利要求15所述的液晶显示器，其中，
    所述放大电路包括偶数个串联的反相器；且每级所述放大电路分别连接于一所述级传电路；在所述每一级传电路输出第一电平信号时，连接于所述级传电路的所述放大电路输出放大后的第一电平信号至对应栅极线，以驱动与所述栅极线连接的开关管；或
    每级放大线路分别用于与三级级传电路连接，其中，所述第n级放大电路包括第一开关管、第二开关管、第三开关管和第四开关管，所述第一开关管的控制端和输入端均与第n+i级传电路的输出端连接、输出端分别与所述第二开关管的控制端和所述第三开关管的输入端连接，所述第二开关管的输入端连接第一电压、输出端与所述第四开关管的输入端连接，所述第三开关管的控制端与所述第四开关管的控制端均与第n+j级传电路的输出端连接，所述第三开关管的输出端与所述第四开关管的输出端均连接于第二电平，所述第一开关管的输出端与所述第二开关管的控制端均与第n+k级传电路的输出端连接；其中，所述n，i，j，k分别为不同的数值，且所述n为（0,N），所述i，j，k为[-n，N-n]，所述N为所述放大电路的总级数；所述第n+i级级传电路和第n+k级级传电路均输出第一电平信号时，所述第n级放大电路输出第一电平信号至第n条栅极线，以驱动与所述栅极线连接的开关管。
PCT/CN2017/088018 2017-04-26 2017-06-13 显示面板及液晶显示器 Ceased WO2018196116A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/552,727 US10423018B2 (en) 2017-04-26 2017-06-13 Display panel with amplifying circuit configured to amplify scanning signal and liquid crystal display

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710281825.9 2017-04-26
CN201710281825.9A CN106910481B (zh) 2017-04-26 2017-04-26 一种显示面板及液晶显示器

Publications (1)

Publication Number Publication Date
WO2018196116A1 true WO2018196116A1 (zh) 2018-11-01

Family

ID=59210188

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/088018 Ceased WO2018196116A1 (zh) 2017-04-26 2017-06-13 显示面板及液晶显示器

Country Status (2)

Country Link
CN (1) CN106910481B (zh)
WO (1) WO2018196116A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109285494B (zh) * 2018-10-31 2021-10-15 厦门天马微电子有限公司 异形阵列基板、显示面板和显示装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101568954A (zh) * 2007-01-31 2009-10-28 夏普株式会社 显示装置
CN103117051A (zh) * 2013-03-12 2013-05-22 上海贝岭股份有限公司 一种用于智能电网的液晶驱动电路
CN103345911A (zh) * 2013-06-26 2013-10-09 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示装置
WO2016103370A1 (ja) * 2014-12-24 2016-06-30 堺ディスプレイプロダクト株式会社 表示装置及び表示装置の製造方法
CN106097949A (zh) * 2014-04-29 2016-11-09 乐金显示有限公司 移位寄存器及使用该移位寄存器的显示装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5670124B2 (ja) * 2010-08-23 2015-02-18 株式会社ジャパンディスプレイ タッチ検出機能付き表示装置、駆動回路、タッチ検出機能付き表示装置の駆動方法および電子機器
KR20140020484A (ko) * 2012-08-08 2014-02-19 삼성디스플레이 주식회사 주사 구동 장치 및 그 구동 방법
WO2017033433A1 (ja) * 2015-08-21 2017-03-02 パナソニック液晶ディスプレイ株式会社 駆動回路、表示装置及び駆動方法
CN105469755B (zh) * 2015-12-08 2018-04-20 深圳市华星光电技术有限公司 显示器驱动模块

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101568954A (zh) * 2007-01-31 2009-10-28 夏普株式会社 显示装置
CN103117051A (zh) * 2013-03-12 2013-05-22 上海贝岭股份有限公司 一种用于智能电网的液晶驱动电路
CN103345911A (zh) * 2013-06-26 2013-10-09 京东方科技集团股份有限公司 一种移位寄存器单元、栅极驱动电路及显示装置
CN106097949A (zh) * 2014-04-29 2016-11-09 乐金显示有限公司 移位寄存器及使用该移位寄存器的显示装置
WO2016103370A1 (ja) * 2014-12-24 2016-06-30 堺ディスプレイプロダクト株式会社 表示装置及び表示装置の製造方法

Also Published As

Publication number Publication date
CN106910481A (zh) 2017-06-30
CN106910481B (zh) 2019-07-12

Similar Documents

Publication Publication Date Title
CN103400559B (zh) 显示装置
CN107942556B (zh) 阵列基板、液晶显示面板及其驱动方法
WO2018094807A1 (zh) Goa驱动电路及液晶显示装置
WO2017101190A1 (zh) 显示器和其驱动方法
WO2020047983A1 (zh) 显示面板及驱动方法
CN104699313B (zh) 一种触控面板及显示装置
WO2017028350A1 (zh) 液晶显示装置及其goa扫描电路
KR100883030B1 (ko) 평판 디스플레이의 구동 회로 및 방법
WO2016165162A1 (zh) 一种goa电路及液晶显示器
CN102955310B (zh) 一种像素驱动结构、驱动方法及显示装置
WO2017143646A1 (zh) 栅极驱动电路
WO2019205304A1 (zh) 检测信号选择电路、阵列基板、显示面板
WO2019015022A1 (zh) 一种goa显示面板及goa显示装置
WO2020007019A1 (zh) 数据驱动电路及其驱动方法、阵列基板和显示面板
WO2016106823A1 (zh) 液晶显示装置及其栅极驱动器
WO2018223519A1 (zh) Goa驱动电路及液晶显示器
KR20180002678A (ko) 소스 드라이버 및 액정 디스플레이 장치
WO2017197683A1 (zh) 基于ltps半导体薄膜晶体管的goa电路
WO2018188119A1 (zh) 液晶显示装置及其goa电路
WO2018196085A1 (zh) 数据驱动电路与显示面板
WO2014161237A1 (zh) 液晶显示面板及其驱动方法
CN103632644B (zh) 显示面板
US11837172B2 (en) Gate driving circuit and display device
CN106710511A (zh) 单级扫描电路、双级扫描电路、栅极驱动电路及显示装置
WO2017121016A1 (zh) 显示装置

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15552727

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17908091

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17908091

Country of ref document: EP

Kind code of ref document: A1