WO2018176555A1 - 驱动电路及液晶显示设备 - Google Patents

驱动电路及液晶显示设备 Download PDF

Info

Publication number
WO2018176555A1
WO2018176555A1 PCT/CN2017/082628 CN2017082628W WO2018176555A1 WO 2018176555 A1 WO2018176555 A1 WO 2018176555A1 CN 2017082628 W CN2017082628 W CN 2017082628W WO 2018176555 A1 WO2018176555 A1 WO 2018176555A1
Authority
WO
WIPO (PCT)
Prior art keywords
driving
switch
scan line
electrical switch
electric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2017/082628
Other languages
English (en)
French (fr)
Inventor
石龙强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to US15/544,017 priority Critical patent/US10255862B2/en
Publication of WO2018176555A1 publication Critical patent/WO2018176555A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406—Control of illumination source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen

Definitions

  • the present invention relates to the field of display technologies, and in particular, to a driving circuit and a liquid crystal display device.
  • the driving circuit of the conventional organic light emitting diode is composed of two thin film transistors and one storage capacitor. Among them, one thin film transistor is a switching thin film transistor, and the other thin film transistor is a driving thin film transistor.
  • the threshold voltage of the driving thin film transistor shifts due to long-term pressurization.
  • a change in the threshold voltage of the driving thin film transistor necessarily causes a change in the output current of the driving thin film transistor. Since the driving thin film transistor is connected to the organic light emitting diode to drive the organic light emitting diode to emit light, the change of the current output by the driving thin film transistor inevitably causes the brightness of the organic light emitting diode, thereby affecting the normal display of the organic light emitting diode.
  • Another object of the present invention is to provide a liquid crystal display device.
  • the invention provides a driving circuit, which is applied to a liquid crystal display device to drive an organic light emitting diode to emit light.
  • the driving circuit comprises a first electric switch, a second electric switch, a third electric switch, a fourth electric switch, a driving electric switch and a capacitor, a control end of the first electrical switch is connected to the driving scan line, a first end of the first electrical switch receives a data signal, and a second end of the first electrical switch is connected to the first end of the driving electrical switch a second end, the control end of the driving electric switch is connected to the first end of the capacitor, and is connected to the first end of the second electric switch, the first end of the driving electric switch is connected to the second end Second of the electric switch And connected to the second end of the third electrical switch, the second end of the driving electrical switch is connected to the first end of the fourth electrical switch, and the control end of the second electrical switch is connected to the driving a scan line, a control end of the third electrical switch is connected to the compensation scan line, a first end of
  • the driving scan line is an nth-level driving scan line
  • the compensation scan line and the driving scan line are the same-level scan line
  • the driving circuit further includes an n-1th-level driving scan line and a fifth power a switch, a control end of the fifth electrical switch is connected to the n-1th stage driving scan line, a first end of the fifth electric switch receives the DC voltage, and a second end of the fifth electric switch Connected to the control terminal of the driving electric switch, when the n-1th stage driving scanning line outputs a high level, the compensation scanning line outputs a low level.
  • the driving circuit further includes a row driver connected to the column driver to receive a data signal output by the column driver, and a column driver for output control The signal is applied to the n-1th stage driving scan line, the nth stage driving scan line, and the nth stage compensation scan line.
  • the first to fifth electrical switches and the driving electrical switch are NPN type field effect transistors, and the first to fifth electrical switches and the driving end of the driving electrical switch, the first end and the second end
  • the terminals are the gate, the drain and the source, respectively.
  • the first to fifth electrical switches and the driving electrical switch are both IGZO thin film transistors.
  • the present invention further provides a liquid crystal display device comprising an organic light emitting diode and a driving circuit, wherein the driving circuit is configured to drive the organic light emitting diode to emit light, and the driving circuit comprises a first electrical switch, a second electrical switch, and a third electrical a switch, a fourth electrical switch, a driving electrical switch, and a capacitor, wherein the control end of the first electrical switch is connected to the driving scan line, the first end of the first electrical switch receives the data signal, and the first electrical switch a second end connected to the second end of the driving electric switch, a control end of the driving electric switch is connected to the first end of the capacitor, and is connected to the first end of the second electric switch, the driving electric a first end of the switch is connected to the second end of the second electrical switch, and is connected to the second end of the third electrical switch, the second end of the driving electrical switch is connected to the first end of the fourth electrical switch a control end of the second electrical switch is connected to the driving scan line, a control end of the third electric
  • the driving scan line is an nth-level driving scan line
  • the compensation scan line and the driving scan line are the same-level scan line
  • the driving circuit further includes an n-1th-level driving scan line and a fifth power a switch, a control end of the fifth electrical switch is connected to the n-1th stage driving scan line, a first end of the fifth electric switch receives the DC voltage, and a second end of the fifth electric switch Connected to the control terminal of the driving electric switch, when the n-1th stage driving scanning line outputs a high level, the compensation scanning line outputs a low level.
  • the driving circuit further includes a row driver connected to the column driver to receive a data signal output by the column driver, and a column driver for output control The signal is applied to the n-1th stage driving scan line, the nth stage driving scan line, and the nth stage compensation scan line.
  • the first to fifth electrical switches and the driving electrical switch are NPN type field effect transistors, and the first to fifth electrical switches and the driving end of the driving electrical switch, the first end and the second end
  • the terminals are the gate, the drain and the source, respectively.
  • the first to fifth electrical switches and the driving electrical switch are both IGZO thin film transistors.
  • the driving circuit of the present invention is applied to a liquid crystal display device for driving an organic light emitting diode to emit light, and the driving circuit includes a first electrical switch, a second electrical switch, a third electrical switch, a fourth electrical switch, a driving electrical switch, and a capacitor.
  • a control end of the first electrical switch is connected to the driving scan line, a first end of the first electrical switch receives a data signal, and a second end of the first electrical switch is connected to a second end of the driving electrical switch a control end of the driving electric switch is connected to the first end of the capacitor and is connected to the first end of the second electric switch, and the first end of the driving electric switch is connected to the second electric switch a second end connected to the second end of the third electrical switch, the second end of the driving electrical switch being connected to the first end of the fourth electrical switch, the control end of the second electrical switch being connected to Driving a scan line, a control end of the third electrical switch is connected to the compensation scan line, a first end of the third electrical switch receives a DC voltage, and a control end of the fourth electrical switch is connected to the compensation scan a line, the fourth electrical switch An end connected to an anode of the organic light emitting diode, a second end of the capacitor being connected to a cathode of the organic light emitting diode
  • the compensation scan line is high, the third and fourth electrical switches are turned on, and the first and second electrical switches are turned off, so that the current of the drive electric switch is related to the data signal and the DC voltage. Therefore, the current of driving the electric switch is constant, so that the brightness of the organic light emitting diode is constant, and the normal display of the liquid crystal display device is maintained.
  • FIG. 1 is a circuit diagram of a driving circuit according to a first embodiment of the present invention
  • FIG. 2 is a signal timing diagram of the driving circuit of FIG. 1;
  • FIG. 3 is a block diagram of a liquid crystal display device according to a second embodiment of the present invention.
  • ground connection or integral connection; can be mechanical connection; can be directly connected, or Indirectly connected through an intermediate medium, it can be the internal communication between two components.
  • Ground connection or integral connection; can be mechanical connection; can be directly connected, or Indirectly connected through an intermediate medium, it can be the internal communication between two components.
  • a first embodiment of the first aspect of the present invention provides a driving circuit 100.
  • the driving circuit 100 is applied to a liquid crystal display device to drive the organic light emitting diode to emit light.
  • the driving circuit 100 includes a first electrical switch Q1, a second electrical switch Q2, a third electrical switch Q3, a fourth electrical switch Q4, a driving electrical switch QT, and a capacitor C.
  • the control end of the first electrical switch Q1 is connected to the driving scan line G(n), the first end of the first electrical switch Q1 receives a data signal, and the second end of the first electrical switch Q1 is connected to the Driving a second end of the electric switch QT, the control end of the driving electric switch QT is connected to the first end of the capacitor C, and is connected to the first end of the second electric switch Q2, the driving electric switch QT The first end is connected to the second end of the second electric switch Q2 and is connected to the second end of the third electric switch Q3, and the second end of the driving electric switch QT is connected to the fourth electric switch Q4
  • the first end of the second electrical switch Q2 is connected to the driving scan line G(n), and the control end of the third electrical switch Q3 is connected to the compensation scan line P(n),
  • the first end of the three-electric switch Q3 receives the DC voltage VDD, the control end of the fourth electric switch Q4 is connected to the compensation scan line P(n), and the second end of the fourth electric switch Q4
  • the first to fifth electrical switches Q1-Q4 and the driving electrical switch QT are both IGZO (indium gallium zinc oxide) thin film transistors.
  • the first to fifth electric switches and the driving electric switch are both NPN type field effect transistors, and the control ends, the first end and the second end of the first to fifth electric switches and the driving electric switch respectively It is the gate, drain and source.
  • the first to fifth electrical switches Q1-Q4 and the driving electrical switch QT may also be adjusted to thin film transistors of other materials according to actual needs.
  • the first to fifth electrical switches Q1-Q4 and the The drive electrical switch QT can also be adjusted to other types of thin film transistors according to actual needs.
  • the driving scan line Gate(n) is at a high potential
  • the second electric switch Q2 the driving electric switch QT and the first electric switch Q1 are turned on.
  • the first end of the driving electrical switch QT and the control terminal are shorted to form a diode.
  • the data signal Vdata is written to the second end of the drive electrical switch QT.
  • the voltage of the first end of the driving electrical switch QT is Vdata+Vth, where Vth is the threshold voltage of the driving electrical switch QT.
  • the voltage of the control end of the driving electric switch QT is Vdata+Vth, that is, the threshold of the driving electric switch QT.
  • the voltage Vth and the input data signal Vdata are stored at one end of the capacitor C on the side of the drive electric switch QT. Since the compensation scan line P(n) and the previous stage drive scan line Gate(n-1) are at a low level, the third and fourth electric switches Q3 and Q4 are turned off, and the drive electric switch QT is always affected. The state of the on state.
  • the compensation scan line P(n) is at a high level
  • the third and fourth electrical switches Q3 and Q4 are turned on
  • the first and second electric switches Q1 and Q2 are turned off
  • the driving electric switch is turned on.
  • QT is turned on.
  • the driving scan line Gate(n) is an nth-level driving scan line
  • the driving circuit 100 further includes an n-1th-level driving scan line Gate(n-1) and a fifth electric switch Q5,
  • the control end of the fifth electrical switch Q5 is connected to the n-1th stage driving scan line Gate(n-1), and the first end of the fifth electrical switch Q5 receives the DC voltage VDD, the fifth power
  • the second end of the switch Q5 is connected to the control end of the driving electric switch QT.
  • the driver controls the n-1th driving scan line Gate(n-1) to be high, the fifth electrical switch Q5 and the driving electrical switch Q3 are turned on. At this time, the nth stage driving The scan line Gate(n) and the compensation scan line P(n) are at a low potential, and the first to fourth electric switches Q1-Q4 are turned off.
  • the control terminal of the driving electrical switch QT is connected to the DC voltage VDD to complete initialization of the driving electrical switch QT to remove residual charge.
  • the driving circuit 100 further includes a row driver and a column driver.
  • a first end of the first electrical switch Q1 is coupled to the column driver to receive a data signal VDD output by the column driver, and the row driver is configured to output a control signal to the n-1th stage driving scan line Gate (n-1), the nth stage drive scan line Gate(n), and the nth stage compensated scan line P(n).
  • a second embodiment of the present invention provides a liquid crystal display device 300.
  • the liquid crystal display device 300 includes an organic light emitting diode 310 and a driving circuit.
  • the driving circuit is configured to drive the organic light emitting diode 310 to emit light.
  • the driving circuit may be the driving circuit 100 in the above first embodiment. Since the driving circuit 100 is described in detail in the above first solution, it will not be described herein.
  • the liquid crystal display device 300 includes a driving circuit 100.
  • the driving circuit 100 includes a first electrical switch Q1, a second electrical switch Q2, a third electrical switch Q3, a fourth electrical switch Q4, a driving electrical switch QT, and a capacitor C.
  • the control end of the first electrical switch Q1 is connected to the driving scan line G(n), the first end of the first electrical switch Q1 receives a data signal, and the second end of the first electrical switch Q1 is connected to the Driving a second end of the electric switch QT, the control end of the driving electric switch QT is connected to the first end of the capacitor C, and is connected to the first end of the second electric switch Q2, the driving electric switch QT The first end is connected to the second end of the second electric switch Q2 and is connected to the second end of the third electric switch Q3, and the second end of the driving electric switch QT is connected to the fourth electric switch Q4
  • the first end of the second electrical switch Q2 is connected to the driving scan line G(n), and the control end of the third electrical switch Q3 is connected to the compensation scan line P(n),
  • the first end of the three-electric switch Q3 receives the DC voltage VDD, the control end of the fourth electric switch Q4 is connected to the compensation scan line P(n), and the second end of the fourth electric switch Q4
  • the driving scan line Gate(n) is at a high potential
  • the second electric switch Q2 the driving electric switch QT and the first electric switch Q1 Turn on.
  • the first end of the driving electrical switch QT and the control terminal are shorted to form a diode.
  • the data signal Vdata is written to the second end of the drive electrical switch QT.
  • the voltage of the first end of the driving electrical switch QT is Vdata+Vth, where Vth is the threshold voltage of the driving electrical switch QT.
  • the control end of the driving electric switch QT is short-circuited with the first end of the driving electric switch QT, the voltage of the control end of the driving electric switch QT is Vdata+Vth, that is, the threshold of the driving electric switch QT.
  • the voltage Vth and the input data signal Vdata are stored at one end of the capacitor C on the side of the drive electric switch QT. Since the litigation compensation scan line P(n) and the previous stage drive scan line Gate(n-1) are at a low level, the third and fourth electric switches Q5 and Q6 are turned off, and the drive electric switch QT is not affected. In a state of being on. When the driving is performed, the compensation scan line P(n) is at a high level, the third and fourth electrical switches Q5 and Q6 are turned on, and the first and second electric switches Q4 and Q2 are turned off, and the driving electric switch is turned on. QT is turned on.
  • Vg is the voltage of the gate of the drive electrical switch QT
  • Vs is the voltage of the source of the drive electrical switch QT
  • Vgs is the voltage between the gate and the source of the drive electrical switch QT. Since the third and fourth electrical switches Q5 and Q6 are turned on, the source voltage Vs of the driving electrical switch QT is equal to the DC voltage.
  • VDD is the DC voltage.
  • the data signal Vdata and the DC voltage VDD are both fixed values.
  • the current Ids of the driving electric switch QT is fixed, and the brightness of the organic light emitting diode is constant, so that the liquid crystal display device 300 to which the driving circuit 100 is applied can be normally displayed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of El Displays (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

一种驱动电路（100），包括第一至第四电开关（Q1-Q4）、驱动电开关（QT）及电容（C），第一电开关（Q1）的控制端、第一端及第二端分别连接至驱动扫描线（G(n)）、接收数据信号及连接至驱动电开关（QT）的第二端，驱动电开关（QT）的控制端、第一端及第二端分别连接至电容（C）、第二电开关（Q2）的第二端及第四电开关（Q4）的第一端，第二电开关（Q2）的控制端连接至驱动扫描线（G(n)），第三电开关（Q3）的控制端、第一端分别连接至补偿扫描线（P(n)）及接收直流电压（VDD），第四电开关（Q4）的控制端、第二端分别连接至补偿扫描线（P(n)）及有机发光二极管（310）的阳极，电容（C）连接至有机发光二极管（310）的阴极并接地，当驱动扫描线（G(n)）输出高电平时，补偿扫描线（P(n)）输出低电平。该驱动电路（100）使有机发光二极管（310）的亮度恒定，维持了液晶显示设备（300）的正常显示。

Description

驱动电路及液晶显示设备
本发明要求2017年3月31日递交的发明名称为“驱动电路及液晶显示设备”的申请号201710208517.3的在先申请优先权，上述在先申请的内容以引入的方式并入本文本中。
技术领域
本发明涉及一种显示技术领域，尤其是涉及一种驱动电路及液晶显示设备。
背景技术
传统的有机发光二极管的驱动电路是由两个薄膜晶体管和一个储能电容组成的。其中，一个薄膜晶体管是开关薄膜晶体管，另一个薄膜晶体管是驱动薄膜晶体管。当进行长时间驱动后，所述驱动薄膜晶体管由于长期加压的关系，其阈值电压会漂移。驱动薄膜晶体管的阈值电压的变化必然会引起驱动薄膜晶体管的输出电流变化。由于驱动薄膜晶体管连接至所述有机发光二极管，以驱动有机发光二极管发光，驱动薄膜晶体管输出的电流的变化必然会引起有机发光二极管的亮度，从而影响有机发光二极管的正常显示。
发明内容
本发明的目的在于提供一种驱动电路，以恒定有机发光二极管的亮度，维持液晶显示设备可以正常显示。
本发明的另一目的在于提供一种液晶显示设备。
为了实现上述目的，本发明实施方式提供如下技术方案：
本发明提供一种驱动电路，应用于液晶显示设备中以驱动有机发光二极管发光，所述驱动电路包括第一电开关、第二电开关、第三电开关、第四电开关、驱动电开关及电容，所述第一电开关的控制端连接至驱动扫描线，所述第一电开关的第一端接收数据信号，所述第一电开关的第二端连接至所述驱动电开关的第二端，所述驱动电开关的控制端连接至所述电容的第一端，并连接至所述第二电开关的第一端，所述驱动电开关的第一端连接至所述第二电开关的第二 端，并连接至所述第三电开关的第二端，所述驱动电开关的第二端连接至第四电开关的第一端，所述第二电开关的控制端连接至所述驱动扫描线，所述第三电开关的控制端连接至补偿扫描线，所述第三电开关的第一端接收直流电压，所述第四电开关的控制端连接至所述补偿扫描线，所述第四电开关的第二端连接至所述有机发光二极管的阳极，所述电容的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
其中，所述驱动扫描线为第n级驱动扫描线，所述补偿扫描线与所述驱动扫描线为同一级扫描线，所述驱动电路还包括第n-1级驱动扫描线及第五电开关，所述第五电开关的控制端连接至所述第n-1级驱动扫描线，所述第五电开关的第一端接收所述直流电压，所述第五电开关的第二端连接至所述驱动电开关的控制端，第n-1级驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
其中，所述驱动电路还包括行驱动器及列驱动器，所述第一电开关的第一端连接至所述列驱动器，以接收所述列驱动器输出的数据信号，所述行驱动器用于输出控制信号至所述第n-1级驱动扫描线、第n级驱动扫描线及第n级补偿扫描线。
其中，所述第一至第五电开关及所述驱动电开关均为NPN型场效应管，所述第一至第五电开关及所述驱动电开关的控制端、第一端及第二端分别为栅极、漏极及源极。
其中，所述第一至第五电开关及所述驱动电开关均为IGZO薄膜晶体管。
本发明还提供一种液晶显示设备，包括有机发光二极管及驱动电路，所述驱动电路用于驱动所述有机发光二极管发光，所述驱动电路包括第一电开关、第二电开关、第三电开关、第四电开关、驱动电开关及电容，所述第一电开关的控制端连接至驱动扫描线，所述第一电开关的第一端接收数据信号，所述第一电开关的第二端连接至所述驱动电开关的第二端，所述驱动电开关的控制端连接至所述电容的第一端，并连接至所述第二电开关的第一端，所述驱动电开关的第一端连接至所述第二电开关的第二端，并连接至所述第三电开关的第二端，所述驱动电开关的第二端连接至第四电开关的第一端，所述第二电开关的控制端连接至所述驱动扫描线，所述第三电开关的控制端连接至补偿扫描线，所述第三电开关的第一端接收直流电压，所述第四电开关的控制端连接至所述 补偿扫描线，所述第四电开关的第二端连接至所述有机发光二极管的阳极，所述电容的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
其中，所述驱动扫描线为第n级驱动扫描线，所述补偿扫描线与所述驱动扫描线为同一级扫描线，所述驱动电路还包括第n-1级驱动扫描线及第五电开关，所述第五电开关的控制端连接至所述第n-1级驱动扫描线，所述第五电开关的第一端接收所述直流电压，所述第五电开关的第二端连接至所述驱动电开关的控制端，第n-1级驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
其中，所述驱动电路还包括行驱动器及列驱动器，所述第一电开关的第一端连接至所述列驱动器，以接收所述列驱动器输出的数据信号，所述行驱动器用于输出控制信号至所述第n-1级驱动扫描线、第n级驱动扫描线及第n级补偿扫描线。
其中，所述第一至第五电开关及所述驱动电开关均为NPN型场效应管，所述第一至第五电开关及所述驱动电开关的控制端、第一端及第二端分别为栅极、漏极及源极。
其中，所述第一至第五电开关及所述驱动电开关均为IGZO薄膜晶体管。
本发明实施例具有如下优点或有益效果：
本发明的驱动电路，应用于液晶显示设备中以驱动有机发光二极管发光，所述驱动电路包括第一电开关、第二电开关、第三电开关、第四电开关、驱动电开关及电容，所述第一电开关的控制端连接至驱动扫描线，所述第一电开关的第一端接收数据信号，所述第一电开关的第二端连接至所述驱动电开关的第二端，所述驱动电开关的控制端连接至所述电容的第一端，并连接至所述第二电开关的第一端，所述驱动电开关的第一端连接至所述第二电开关的第二端，并连接至所述第三电开关的第二端，所述驱动电开关的第二端连接至第四电开关的第一端，所述第二电开关的控制端连接至所述驱动扫描线，所述第三电开关的控制端连接至补偿扫描线，所述第三电开关的第一端接收直流电压，所述第四电开关的控制端连接至所述补偿扫描线，所述第四电开关的第二端连接至所述有机发光二极管的阳极，所述电容的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线输出高电平时，所述补偿扫描线输出低电平，所述第一、第二及驱动电开关导通，以维持所述驱动电开关一直处于 导通状态。驱动时，所述补偿扫描线高电平，所述第三及第四电开关导通，所述第一及第二电开关截止，使得所述驱动电开关的电流与数据信号及直流电压有关，从而恒定了驱动电开关的电流，使得有机发光二极管亮度不变，维持了液晶显示设备的正常显示。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1是本发明第一方案实施例提供的一种驱动电路的电路图；
图2是图1的驱动电路的信号时序图；
图3是本发明第二方案实施例提供的一种液晶显示设备的框图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明的一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动的前提下所获得的所有其它实施例，都属于本发明保护的范围。
此外，以下各实施例的说明是参考附加的图示，用以例示本发明可用以实施的特定实施例。本发明中所提到的方向用语，例如，“上”、“下”、“前”、“后”、“左”、“右”、“内”、“外”、“侧面”等，仅是参考附加图式的方向，因此，使用的方向用语是为了更好、更清楚地说明及理解本发明，而不是指示或暗指所指的装置或元件必须具有特定的方位、以特定的方位构造和操作，因此不能理解为对本发明的限制。
在本发明的描述中，需要说明的是，除非另有明确的规定和限定，术语“安装”、“相连”、“连接”应做广义理解，例如，可以是固定连接，也可以是可拆卸地连接，或者一体地连接；可以是机械连接；可以是直接相连，也可以 通过中间媒介间接相连，可以是两个元件内部的连通。对于本领域的普通技术人员而言，可以具体情况理解上述术语在本发明中的具体含义。
此外，在本发明的描述中，除非另有说明，“多个”的含义是两个或两个以上。若本说明书中出现“工序”的用语，其不仅是指独立的工序，在与其它工序无法明确区别时，只要能实现该工序所预期的作用则也包括在本用语中。另外，本说明书中用“～”表示的数值范围是指将“～”前后记载的数值分别作为最小值及最大值包括在内的范围。在附图中，结构相似或相同的用相同的标号表示。
请参阅图1，本发明第一方案第一实施例提供一种驱动电路100。所述驱动电路100应用于液晶显示设备中以驱动有机发光二极管发光。所述驱动电路100包括第一电开关Q1、第二电开关Q2、第三电开关Q3、第四电开关Q4、驱动电开关QT及电容C。所述第一电开关Q1的控制端连接至驱动扫描线G(n)，所述第一电开关Q1的第一端接收数据信号，所述第一电开关Q1的第二端连接至所述驱动电开关QT的第二端，所述驱动电开关QT的控制端连接至所述电容C的第一端，并连接至所述第二电开关Q2的第一端，所述驱动电开关QT的第一端连接至所述第二电开关Q2的第二端，并连接至所述第三电开关Q3的第二端，所述驱动电开关QT的第二端连接至第四电开关Q4的第一端，所述第二电开关Q2的控制端连接至所述驱动扫描线G(n)，所述第三电开关Q3的控制端连接至补偿扫描线P(n)，所述第三电开关Q3的第一端接收直流电压VDD，所述第四电开关Q4的控制端连接至所述补偿扫描线P(n)，所述第四电开关Q4的第二端连接至所述有机发光二极管的阳极，所述电容C的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线Gate(n)输出高电平时，所述补偿扫描线P(n)输出低电平。
在本实施例中，所述第一至第五电开关Q1-Q4及所述驱动电开关QT均为IGZO(indium gallium zinc oxide，铟镓锌氧化物)薄膜晶体管。所述第一至第五电开关及所述驱动电开关均为NPN型场效应管，所述第一至第五电开关及所述驱动电开关的控制端、第一端及第二端分别为栅极、漏极及源极。在其他实施例中，所述第一至第五电开关Q1-Q4及所述驱动电开关QT也可以根据实际需要调整为其他材质的薄膜晶体管。所述第一至第五电开关Q1-Q4及所述 驱动电开关QT也可以根据实际需要调整为其他类型的薄膜晶体管。
请继续参阅图2，当驱动扫描线Gate(n)为高电位时，所述第二电开关Q2，所述驱动电开关QT及所述第一电开关Q1导通。所述驱动电开关QT的第一端和控制端短接，形成二极管。同时，数据信号Vdata写入到所述驱动电开关QT的第二端。所述驱动电开关QT的第一端的电压为Vdata+Vth，其中Vth为驱动电开关QT的阈值电压。且由于所述驱动电开关QT的控制端与所述驱动电开关QT的第一端短接，则所述驱动电开关QT的控制端的电压为Vdata+Vth，即所述驱动电开关QT的阈值电压Vth与输入的数据信号Vdata存储在电容C位于所述驱动电开关QT一侧的一端。由于补偿扫描线P(n)及前一级驱动扫描线Gate(n-1)为低电平，所以第三及第四电开关Q3及Q4关闭，不会影响所述驱动电开关QT一直处于导通状态的状况。进行驱动时，所述补偿扫描线P(n)为高电平，所述第三及第四电开关Q3及Q4导通，第一及第二电开关Q1及Q2截止，所述驱动电开关QT导通。根据所述驱动电开关QT的电流公式Ids＝β/2(Vgs-Vth)2＝β/2(Vg-Vs-Vth)2＝β/2(Vdata+Vth-Vs-Vth)2＝β/2(Vdata-Vs)2。具其中，Vg为所述驱动电开关QT的栅极的电压；Vs为所述驱动电开关QT的源极的电压；Vgs为所述驱动电开关QT的栅极与源极之间的电压。由于所述第三及第四电开关Q3及Q4导通，所述驱动电开关QT的源极电压Vs等于所述直流电压。因此，Ids＝β/2(Vgs-Vth)2＝β/2(Vg-Vs-Vth)2＝β/2(Vdata+Vth-Vs-Vth)2＝β/2(Vdata-Vs)2＝β/2(Vdata-VDD)2，VDD为所述直流电压。由于所述数据信号Vdata及所述直流电压VDD均为固定值。所述驱动电开关QT的电流Ids固定不变，所述有机发光二极管的亮度不变，使得应用所述驱动电路100的液晶显示设备可以正常显示。
进一步地，所述驱动扫描线Gate(n)为第n级驱动扫描线，所述驱动电路100还包括第n-1级驱动扫描线Gate(n-1)及第五电开关Q5，所述第五电开关Q5的控制端连接至所述第n-1级驱动扫描线Gate(n-1)，所述第五电开关Q5的第一端接收所述直流电压VDD，所述第五电开关Q5的第二端连接至所述驱动电开关QT的控制端，第n-1级驱动扫描线Gate(n-1)输出高电平时，所述补偿扫描线P(n)输出低电平。
需要说明的是，驱动器控制第n-1级驱动扫描线Gate(n-1)为高电位时，所述第五电开关Q5及所述驱动电开关Q3导通，此时，第n级驱动扫描线Gate(n)和补偿扫描线P(n)为低电位，所述第一至第四电开关Q1-Q4截止。所述驱动电开关QT的控制端连接至所述直流电压VDD，完成驱动电开关QT的初始化，以去除残存电荷。
进一步地，所述驱动电路100还包括行驱动器及列驱动器。所述第一电开关Q1的第一端连接至所述列驱动器，以接收所述列驱动器输出的数据信号VDD，所述行驱动器用于输出控制信号至所述第n-1级驱动扫描线Gate(n-1)、第n级驱动扫描线Gate(n)及第n级补偿扫描线P(n)。
请参阅图3，本发明第二方案实施例提供一种液晶显示设备300。所述液晶显示设备300包括有机发光二极管310及驱动电路。所述驱动电路用于驱动所述有机发光二极管310发光。在本实施例中，所述驱动电路可以为上述第一方案中的驱动电路100。由于在上述第一方案中对所述驱动电路100进行了详细地描述，故在此不再赘述。
在本实施例中，所述液晶显示设备300包括驱动电路100。所述驱动电路100包括第一电开关Q1、第二电开关Q2、第三电开关Q3、第四电开关Q4、驱动电开关QT及电容C。所述第一电开关Q1的控制端连接至驱动扫描线G(n)，所述第一电开关Q1的第一端接收数据信号，所述第一电开关Q1的第二端连接至所述驱动电开关QT的第二端，所述驱动电开关QT的控制端连接至所述电容C的第一端，并连接至所述第二电开关Q2的第一端，所述驱动电开关QT的第一端连接至所述第二电开关Q2的第二端，并连接至所述第三电开关Q3的第二端，所述驱动电开关QT的第二端连接至第四电开关Q4的第一端，所述第二电开关Q2的控制端连接至所述驱动扫描线G(n)，所述第三电开关Q3的控制端连接至补偿扫描线P(n)，所述第三电开关Q3的第一端接收直流电压VDD，所述第四电开关Q4的控制端连接至所述补偿扫描线P(n)，所述第四电开关Q4的第二端连接至所述有机发光二极管的阳极，所述电容C的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线Gate(n)输出高电平时，所述补偿扫描线P(n)输出低电平。当驱动扫描线Gate(n)为高电位时，所述第二电开关Q2，所述驱动电开关QT及所述第一电开关Q1 导通。所述驱动电开关QT的第一端和控制端短接，形成二极管。同时，数据信号Vdata写入到所述驱动电开关QT的第二端。所述驱动电开关QT的第一端的电压为Vdata+Vth，其中Vth为驱动电开关QT的阈值电压。且由于所述驱动电开关QT的控制端与所述驱动电开关QT的第一端短接，则所述驱动电开关QT的控制端的电压为Vdata+Vth，即所述驱动电开关QT的阈值电压Vth与输入的数据信号Vdata存储在电容C位于所述驱动电开关QT一侧的一端。由于诉讼补偿扫描线P(n)及前一级驱动扫描线Gate(n-1)为低电平，所以第三及第四电开关Q5及Q6关闭，不会影响所述驱动电开关QT一直处于导通状态的状况。进行驱动时，所述补偿扫描线P(n)为高电平，所述第三及第四电开关Q5及Q6导通，第一及第二电开关Q4及Q2截止，所述驱动电开关QT导通。根据所述驱动电开关QT的电流公式Ids＝β/2(Vgs-Vth)2＝β/2(Vg-Vs-Vth)2＝β/2(Vdata+Vth-Vs-Vth)2＝β/2(Vdata-Vs)2。具其中，Vg为所述驱动电开关QT的栅极的电压；Vs为所述驱动电开关QT的源极的电压；Vgs为所述驱动电开关QT的栅极与源极之间的电压。由于所述第三及第四电开关Q5及Q6导通，所述驱动电开关QT的源极电压Vs等于所述直流电压。因此，Ids＝β/2(Vgs-Vth)2＝β/2(Vg-Vs-Vth)2＝β/2(Vdata+Vth-Vs-Vth)2＝β/2(Vdata-Vs)2＝β/2(Vdata-VDD)2，VDD为所述直流电压。由于所述数据信号Vdata及所述直流电压VDD均为固定值。所述驱动电开关QT的电流Ids固定不变，所述有机发光二极管的亮度不变，使得应用所述驱动电路100的液晶显示设备300可以正常显示。
在本说明书的描述中，参考术语“一个实施例”、“一些实施例”、“示例”、“具体示例”或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本发明的至少一个实施例或示例中。在本说明书中，对上述术语的示意性表述不一定指的是相同的实施例或示例。而且，描述的具体特征、结构、材料或特点可以在任何的一个或多个实施例或示例中以合适的方式结合。
以上所述的实施方式，并不构成对该技术方案保护范围的限定。任何在上述实施方式的精神和原则之内所作的修改、等同替换和改进等，均应包含在该技术方案的保护范围之内。

Claims (10)

  1. 一种驱动电路，应用于液晶显示设备中以驱动有机发光二极管发光，其中：所述驱动电路包括第一电开关、第二电开关、第三电开关、第四电开关、驱动电开关及电容，所述第一电开关的控制端连接至驱动扫描线，所述第一电开关的第一端接收数据信号，所述第一电开关的第二端连接至所述驱动电开关的第二端，所述驱动电开关的控制端连接至所述电容的第一端，并连接至所述第二电开关的第一端，所述驱动电开关的第一端连接至所述第二电开关的第二端，并连接至所述第三电开关的第二端，所述驱动电开关的第二端连接至第四电开关的第一端，所述第二电开关的控制端连接至所述驱动扫描线，所述第三电开关的控制端连接至补偿扫描线，所述第三电开关的第一端接收直流电压，所述第四电开关的控制端连接至所述补偿扫描线，所述第四电开关的第二端连接至所述有机发光二极管的阳极，所述电容的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
  2. 如权利要求1所述的驱动电路，其中，所述驱动扫描线为第n级驱动扫描线，所述补偿扫描线与所述驱动扫描线为同一级扫描线，所述驱动电路还包括第n-1级驱动扫描线及第五电开关，所述第五电开关的控制端连接至所述第n-1级驱动扫描线，所述第五电开关的第一端接收所述直流电压，所述第五电开关的第二端连接至所述驱动电开关的控制端，第n-1级驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
  3. 如权利要求2所述的驱动电路，其中，所述驱动电路还包括行驱动器及列驱动器，所述第一电开关的第一端连接至所述列驱动器，以接收所述列驱动器输出的数据信号，所述行驱动器用于输出控制信号至所述第n-1级驱动扫描线、第n级驱动扫描线及第n级补偿扫描线。
  4. 如权利要求2所述的驱动电路，其中，所述第一至第五电开关及所述 驱动电开关均为NPN型场效应管，所述第一至第五电开关及所述驱动电开关的控制端、第一端及第二端分别为栅极、漏极及源极。
  5. 如权利要求4所述的驱动电路，其中，所述第一至第五电开关及所述驱动电开关均为IGZO薄膜晶体管。
  6. 一种液晶显示设备，包括有机发光二极管及驱动电路，所述驱动电路用于驱动所述有机发光二极管发光，所述驱动电路包括第一电开关、第二电开关、第三电开关、第四电开关、驱动电开关及电容，所述第一电开关的控制端连接至驱动扫描线，所述第一电开关的第一端接收数据信号，所述第一电开关的第二端连接至所述驱动电开关的第二端，所述驱动电开关的控制端连接至所述电容的第一端，并连接至所述第二电开关的第一端，所述驱动电开关的第一端连接至所述第二电开关的第二端，并连接至所述第三电开关的第二端，所述驱动电开关的第二端连接至第四电开关的第一端，所述第二电开关的控制端连接至所述驱动扫描线，所述第三电开关的控制端连接至补偿扫描线，所述第三电开关的第一端接收直流电压，所述第四电开关的控制端连接至所述补偿扫描线，所述第四电开关的第二端连接至所述有机发光二极管的阳极，所述电容的第二端连接至所述有机发光二极管的阴极，并接地，其中，当所述驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
  7. 如权利要求6所述的液晶显示设备，其中，所述驱动扫描线为第n级驱动扫描线，所述补偿扫描线与所述驱动扫描线为同一级扫描线，所述驱动电路还包括第n-1级驱动扫描线及第五电开关，所述第五电开关的控制端连接至所述第n-1级驱动扫描线，所述第五电开关的第一端接收所述直流电压，所述第五电开关的第二端连接至所述驱动电开关的控制端，第n-1级驱动扫描线输出高电平时，所述补偿扫描线输出低电平。
  8. 如权利要求7所述的液晶显示设备，其中，所述驱动电路还包括行驱动器及列驱动器，所述第一电开关的第一端连接至所述列驱动器，以接收所述列驱动器输出的数据信号，所述行驱动器用于输出控制信号至所述第n-1级驱 动扫描线、第n级驱动扫描线及第n级补偿扫描线。
  9. 如权利要求7所述的液晶显示设备，其中，所述第一至第五电开关及所述驱动电开关均为NPN型场效应管，所述第一至第五电开关及所述驱动电开关的控制端、第一端及第二端分别为栅极、漏极及源极。
  10. 如权利要求9所述的液晶显示设备，其中，所述第一至第五电开关及所述驱动电开关均为IGZO薄膜晶体管。
PCT/CN2017/082628 2017-03-31 2017-04-28 驱动电路及液晶显示设备 Ceased WO2018176555A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/544,017 US10255862B2 (en) 2017-03-31 2017-04-28 Driving circuit and liquid crystal display device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201710208517.3A CN106710527A (zh) 2017-03-31 2017-03-31 驱动电路及液晶显示设备
CN201710208517.3 2017-03-31

Publications (1)

Publication Number Publication Date
WO2018176555A1 true WO2018176555A1 (zh) 2018-10-04

Family

ID=58887380

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/082628 Ceased WO2018176555A1 (zh) 2017-03-31 2017-04-28 驱动电路及液晶显示设备

Country Status (3)

Country Link
US (1) US10255862B2 (zh)
CN (1) CN106710527A (zh)
WO (1) WO2018176555A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107945764B (zh) * 2018-01-08 2020-06-09 惠科股份有限公司 显示面板的驱动电路、显示装置及显示面板的驱动方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229506B1 (en) * 1997-04-23 2001-05-08 Sarnoff Corporation Active matrix light emitting diode pixel structure and concomitant method
CN103035201A (zh) * 2012-12-19 2013-04-10 昆山工研院新型平板显示技术中心有限公司 有机发光二极管像素电路、驱动方法及其显示面板
CN104658483A (zh) * 2015-03-16 2015-05-27 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN105096826A (zh) * 2015-08-13 2015-11-25 京东方科技集团股份有限公司 一种像素电路及其驱动方法、阵列基板、显示装置
CN106205486A (zh) * 2015-05-28 2016-12-07 乐金显示有限公司 有机发光显示器及其电路
CN106504703A (zh) * 2016-10-18 2017-03-15 深圳市华星光电技术有限公司 Amoled像素驱动电路及驱动方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101080351B1 (ko) * 2004-06-22 2011-11-04 삼성전자주식회사 표시 장치 및 그 구동 방법
CN104021754B (zh) * 2014-05-22 2016-01-06 京东方科技集团股份有限公司 一种像素电路、有机电致发光显示面板及显示装置
CN104464643B (zh) * 2014-12-29 2017-05-03 上海和辉光电有限公司 显示装置、像素驱动电路及其驱动方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229506B1 (en) * 1997-04-23 2001-05-08 Sarnoff Corporation Active matrix light emitting diode pixel structure and concomitant method
CN103035201A (zh) * 2012-12-19 2013-04-10 昆山工研院新型平板显示技术中心有限公司 有机发光二极管像素电路、驱动方法及其显示面板
CN104658483A (zh) * 2015-03-16 2015-05-27 深圳市华星光电技术有限公司 Amoled像素驱动电路及像素驱动方法
CN106205486A (zh) * 2015-05-28 2016-12-07 乐金显示有限公司 有机发光显示器及其电路
CN105096826A (zh) * 2015-08-13 2015-11-25 京东方科技集团股份有限公司 一种像素电路及其驱动方法、阵列基板、显示装置
CN106504703A (zh) * 2016-10-18 2017-03-15 深圳市华星光电技术有限公司 Amoled像素驱动电路及驱动方法

Also Published As

Publication number Publication date
US10255862B2 (en) 2019-04-09
US20180336845A1 (en) 2018-11-22
CN106710527A (zh) 2017-05-24

Similar Documents

Publication Publication Date Title
US20210118361A1 (en) Amoled pixel driving circuit, driving method, and display panel
EP3654324A1 (en) Amoled pixel driving circuit and pixel driving method
US20180211592A1 (en) Oled driving circuit and oled display apparatus
WO2016050021A1 (zh) 一种像素驱动电路及其驱动方法、像素单元、显示装置
US10755646B2 (en) Driving method of an organic light-emitting display device based on detecting threshold voltages of driving transistors and/or turn-on voltages of organic light-emitting diodes
WO2017117983A1 (zh) 像素补偿电路及amoled显示装置
WO2021046999A1 (zh) 一种oled像素补偿电路及像素补偿方法
US10891898B2 (en) Pixel circuit for top-emitting AMOLED panel and driving method thereof
US10424249B2 (en) Pixel driving circuit and driving method thereof, array substrate, and display device
US10553159B2 (en) Pixel circuit, display panel and display device
WO2018120679A1 (zh) 一种像素电路、像素驱动方法、显示装置
WO2017045376A1 (zh) 像素电路及其驱动方法、显示面板和显示装置
TW202027056A (zh) 畫素電路及其驅動方法
US11315488B2 (en) Pixel compensation circuit, driving method, and display device
WO2017128467A1 (zh) 像素补偿电路、方法及平面显示装置
JP5685747B2 (ja) アクティブマトリクス型表示装置
US10210799B2 (en) Pixel compensation circuit and display device
WO2017128474A1 (zh) 像素补偿电路、方法及平面显示装置
US20210407415A1 (en) Pixel driving circuit and display device
WO2020098142A1 (zh) 像素补偿电路及显示装置
WO2016201847A1 (zh) 像素电路及其驱动方法、显示装置
CN113241036A (zh) 像素驱动电路、像素驱动方法及显示装置
WO2018176555A1 (zh) 驱动电路及液晶显示设备
US11170711B1 (en) Pixel driving circuit and display panel
WO2018176556A1 (zh) 驱动电路及液晶显示设备

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15544017

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17902867

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17902867

Country of ref document: EP

Kind code of ref document: A1